A switched delay line based optical switch architecture with a bypass line

Ho Ting Wu, Kai Wei Ke, Wang Rong Chang, Hui Tang Lin

Research output: Contribution to journalConference article

5 Citations (Scopus)

Abstract

This paper proposes a new switching architecture to be used in all optical networks. The proposed switch, M-B-Quadro switch, is extended from an original 2 × 2 two-stage multi-buffer switched delay line based optical switching node, known as M-Quadro node. By incorporating bypass lines and employing a novel switch control strategy, denoted as LAVS, the switching node can effectively resolve packet contentions, thus reducing the packet deflection probability substantially.

Original languageEnglish
Article number1464892
Pages (from-to)1533-1536
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
DOIs
Publication statusPublished - 2005 Dec 1
EventIEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan
Duration: 2005 May 232005 May 26

Fingerprint

Optical switches
Electric delay lines
Switches
Fiber optic networks

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{c76eecb908ca45ebb53905e7f07a3096,
title = "A switched delay line based optical switch architecture with a bypass line",
abstract = "This paper proposes a new switching architecture to be used in all optical networks. The proposed switch, M-B-Quadro switch, is extended from an original 2 × 2 two-stage multi-buffer switched delay line based optical switching node, known as M-Quadro node. By incorporating bypass lines and employing a novel switch control strategy, denoted as LAVS, the switching node can effectively resolve packet contentions, thus reducing the packet deflection probability substantially.",
author = "Wu, {Ho Ting} and Ke, {Kai Wei} and Chang, {Wang Rong} and Lin, {Hui Tang}",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/ISCAS.2005.1464892",
language = "English",
pages = "1533--1536",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

A switched delay line based optical switch architecture with a bypass line. / Wu, Ho Ting; Ke, Kai Wei; Chang, Wang Rong; Lin, Hui Tang.

In: Proceedings - IEEE International Symposium on Circuits and Systems, 01.12.2005, p. 1533-1536.

Research output: Contribution to journalConference article

TY - JOUR

T1 - A switched delay line based optical switch architecture with a bypass line

AU - Wu, Ho Ting

AU - Ke, Kai Wei

AU - Chang, Wang Rong

AU - Lin, Hui Tang

PY - 2005/12/1

Y1 - 2005/12/1

N2 - This paper proposes a new switching architecture to be used in all optical networks. The proposed switch, M-B-Quadro switch, is extended from an original 2 × 2 two-stage multi-buffer switched delay line based optical switching node, known as M-Quadro node. By incorporating bypass lines and employing a novel switch control strategy, denoted as LAVS, the switching node can effectively resolve packet contentions, thus reducing the packet deflection probability substantially.

AB - This paper proposes a new switching architecture to be used in all optical networks. The proposed switch, M-B-Quadro switch, is extended from an original 2 × 2 two-stage multi-buffer switched delay line based optical switching node, known as M-Quadro node. By incorporating bypass lines and employing a novel switch control strategy, denoted as LAVS, the switching node can effectively resolve packet contentions, thus reducing the packet deflection probability substantially.

UR - http://www.scopus.com/inward/record.url?scp=65349122365&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=65349122365&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2005.1464892

DO - 10.1109/ISCAS.2005.1464892

M3 - Conference article

AN - SCOPUS:65349122365

SP - 1533

EP - 1536

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

M1 - 1464892

ER -