A system-level network virtual platform for IPsec processor development

Chen Chieh Wang, Chung Ho Chen

Research output: Contribution to journalArticle

Abstract

Developing a complex network accelerator like an IPsec processor is a great challenge. To this end, we propose a Network Virtual Platform (NetVP) that consists of one or more virtual host (vHOST) modules and virtual local area network (vLAN) modules to support electronic system level (ESL) top-down design flow as well as provide the on-line verification throughout the entire development process. The on-line verification capability of NetVP enables the designed target to communicate with a real network for system validation. For ESL top-down design flow, we also propose untimed and timed interfaces to support hardware/software co-simulation. In addition, the NetVP can be used in conjunction with any ESL development platform through the untimed/timed interface. System development that uses this NetVP is efficient and flexible since it allows the designer to explore design spaces such as the network bandwidth and system architecture easily. The NetVP can also be applied to the development of other kinds of network accelerators.

Original languageEnglish
Pages (from-to)1095-1104
Number of pages10
JournalIEICE Transactions on Information and Systems
VolumeE96-D
Issue number5
DOIs
Publication statusPublished - 2013 May

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence

Fingerprint Dive into the research topics of 'A system-level network virtual platform for IPsec processor development'. Together they form a unique fingerprint.

  • Cite this