A Top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A

Hung Yuan Chu; Chun Hung Yang; Chi Wai Leng; Chien Hung Tsai

doi:10.1109/APCCAS.2008.4746289

A Top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A

Hung Yuan Chu, Chun Hung Yang, Chi Wai Leng, Chien Hung Tsai

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Citations (Scopus)

Abstract

This paper presents a design methodology of a continuous-time (CT) Band-pass (BP) ΔΣ modulator which can improve the design procedure. The proposed top-down, mixed- level design platform is implemented under Cadence's Spectre environment using Verilog-A. A 2^nd order CT BP ΔΣ modulator for WCDMA applications. The central frequency of this modulator is at 100MHz and the quantizer operates at 400MHz clock frequency. The modulator is designed using TSMC 0.35μm CMOS technology with a supply voltage of 3.3V. The simulated maximum SNDR is 40dB for a 3.84MHz bandwidth, which corresponds to a resolution of 6 bits.

Original language	English
Title of host publication	Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems
Pages	1390-1393
Number of pages	4
DOIs	https://doi.org/10.1109/APCCAS.2008.4746289
Publication status	Published - 2008
Event	APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems - Macao, China Duration: 2008 Nov 30 → 2008 Dec 3

Publication series

Name	IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Other

Other	APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems
Country	China
City	Macao
Period	08-11-30 → 08-12-03

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/APCCAS.2008.4746289

Fingerprint Dive into the research topics of 'A Top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A'. Together they form a unique fingerprint.

Cite this

Chu, H. Y., Yang, C. H., Leng, C. W., & Tsai, C. H. (2008). A Top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A. In Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (pp. 1390-1393). [4746289] (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). https://doi.org/10.1109/APCCAS.2008.4746289

@inproceedings{dcd634f04b304e48b217200fd82b8291,

title = "A Top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A",

abstract = "This paper presents a design methodology of a continuous-time (CT) Band-pass (BP) ΔΣ modulator which can improve the design procedure. The proposed top-down, mixed- level design platform is implemented under Cadence's Spectre environment using Verilog-A. A 2nd order CT BP ΔΣ modulator for WCDMA applications. The central frequency of this modulator is at 100MHz and the quantizer operates at 400MHz clock frequency. The modulator is designed using TSMC 0.35μm CMOS technology with a supply voltage of 3.3V. The simulated maximum SNDR is 40dB for a 3.84MHz bandwidth, which corresponds to a resolution of 6 bits.",

author = "Chu, {Hung Yuan} and Yang, {Chun Hung} and Leng, {Chi Wai} and Tsai, {Chien Hung}",

year = "2008",

doi = "10.1109/APCCAS.2008.4746289",

language = "English",

isbn = "9781424423422",

series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

pages = "1390--1393",

booktitle = "Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems",

note = "APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems ; Conference date: 30-11-2008 Through 03-12-2008",

}

Chu, HY, Yang, CH, Leng, CW & Tsai, CH 2008, A Top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A. in Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems., 4746289, IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, pp. 1390-1393, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems, Macao, China, 08-11-30. https://doi.org/10.1109/APCCAS.2008.4746289

A Top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A. / Chu, Hung Yuan; Yang, Chun Hung; Leng, Chi Wai; Tsai, Chien Hung.

Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems. 2008. p. 1390-1393 4746289 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A Top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A

AU - Chu, Hung Yuan

AU - Yang, Chun Hung

AU - Leng, Chi Wai

AU - Tsai, Chien Hung

PY - 2008

Y1 - 2008

N2 - This paper presents a design methodology of a continuous-time (CT) Band-pass (BP) ΔΣ modulator which can improve the design procedure. The proposed top-down, mixed- level design platform is implemented under Cadence's Spectre environment using Verilog-A. A 2nd order CT BP ΔΣ modulator for WCDMA applications. The central frequency of this modulator is at 100MHz and the quantizer operates at 400MHz clock frequency. The modulator is designed using TSMC 0.35μm CMOS technology with a supply voltage of 3.3V. The simulated maximum SNDR is 40dB for a 3.84MHz bandwidth, which corresponds to a resolution of 6 bits.

AB - This paper presents a design methodology of a continuous-time (CT) Band-pass (BP) ΔΣ modulator which can improve the design procedure. The proposed top-down, mixed- level design platform is implemented under Cadence's Spectre environment using Verilog-A. A 2nd order CT BP ΔΣ modulator for WCDMA applications. The central frequency of this modulator is at 100MHz and the quantizer operates at 400MHz clock frequency. The modulator is designed using TSMC 0.35μm CMOS technology with a supply voltage of 3.3V. The simulated maximum SNDR is 40dB for a 3.84MHz bandwidth, which corresponds to a resolution of 6 bits.

UR - http://www.scopus.com/inward/record.url?scp=62949189584&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=62949189584&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2008.4746289

DO - 10.1109/APCCAS.2008.4746289

M3 - Conference contribution

AN - SCOPUS:62949189584

SN - 9781424423422

T3 - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

SP - 1390

EP - 1393

BT - Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems

T2 - APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems

Y2 - 30 November 2008 through 3 December 2008

ER -