A triple-modulus frequency divider with embedded switches in 90-nm CMOS process

Y. S. Lin, Y. H. Wang, C. L. Lu

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


A high-speed triple-modulus frequency divider (FD) is designed and fabricated in a 90-nm CMOS process. With three pairs of nMOS switches inserted in the signal paths of the regenerative divider, the FD can offer three selectable division ratios of 1/2, 1/3, and 1/4. The corresponding behavior model of the proposed divider is utilized to explain the operation principle and analyze the locking range. From the experimental results, the divider consumes 6.8 mW of dc power from a 1.2-V supply voltage, and the locking ranges for the 1/2, 1/3, and 1/4 divide modes are 16-23.8, 12.3-18, and 16.8-22.8 GHz, respectively. The maximum input frequencies of 23.8, 18, and 22.8 GHz for the 1/2, 1/3, and 1/4 division modes are demonstrated that the divider is attractive for application to a frequency synthesizer.

Original languageEnglish
Pages (from-to)99-109
Number of pages11
JournalProgress In Electromagnetics Research C
Publication statusPublished - 2012

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials


Dive into the research topics of 'A triple-modulus frequency divider with embedded switches in 90-nm CMOS process'. Together they form a unique fingerprint.

Cite this