Abstract
A systematic method for analyzing all possible faults within the scan path of a scan-based CMOS circuit is given. The analysis shows that both logic and current monitoring are necessary in order to detect all irredundant faults. A universal test sequence is derived based on the analysis of single bridging faults. This sequence also detects all irredundant stuck-at and stuck-open faults. SPICE simulations show that CSM (current supply monitoring) method is an effective method for detecting some bridging faults.
| Original language | English |
|---|---|
| Journal | Proceedings of the Custom Integrated Circuits Conference |
| Publication status | Published - 1990 Dec 1 |
| Event | Proceedings of the 12th Annual IEEE 1990 Custom Integrated Circuits Conference - CICC '90 - Boston, MA, USA Duration: 1990 May 13 → 1990 May 16 |
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering
Fingerprint
Dive into the research topics of 'A universal test sequence for CMOS scan registers'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver