A word-based RSA crypto-processor with enhanced pipeline performance

Chen Hsing Wang, Chih Pin Su, Chih Tsun Huang, Cheng Wen Wu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

We propose a high speed RSA crypto-processor based on an enhanced word-based Montgomery Multiplication (MM) algorithm. With the help of the proposed Correction Module (CM), the word-based modular multiplier can achieve 100% utilization. A simplified Parity Trediction Module (PPM) is also proposed to eliminate the pipeline stall. Using a 0.18μm CMOS standard cell library, our RSA crypto-processor achieves a 512-bit RSA encryption rate of 3/5Kbps under 300MHz clock. The result shows that our architecture is cost-effective in terms of area and performance.

Original languageEnglish
Title of host publicationProceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits
Pages218-221
Number of pages4
Publication statusPublished - 2004 Dec 1
EventProceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits - Fukuoka, Japan
Duration: 2004 Aug 42004 Aug 5

Publication series

NameProceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits

Conference

ConferenceProceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits
CountryJapan
CityFukuoka
Period04-08-0404-08-05

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'A word-based RSA crypto-processor with enhanced pipeline performance'. Together they form a unique fingerprint.

Cite this