ADAPTIVE DATA-RETENTION-VOLTAGE REGULATING SYSTEM FOR SRAM

Lih-Yih Chiou (Inventor)

Research output: Patent

Abstract

An adaptive data-retention-voltage regulating system for static random-access memory (SRAMs) is revealed. The system includes a power supply unit, a data-retention-voltage (DRV) monitor cell for monitoring static noise margin (SNM) of SRAM, a data loss detector for generating a data loss signal, and a dynamic regulating controller that receives the data loss signal for generating a refresh signal and a switch signal.
Original languageEnglish
Patent number9123436
Publication statusPublished - 1800

Fingerprint

Data storage equipment
Electric potential
Computer systems
Switches
Detectors
Controllers
Monitoring

Cite this

@misc{924b469f9e7b4cca99d2508c816ffebe,
title = "ADAPTIVE DATA-RETENTION-VOLTAGE REGULATING SYSTEM FOR SRAM",
abstract = "An adaptive data-retention-voltage regulating system for static random-access memory (SRAMs) is revealed. The system includes a power supply unit, a data-retention-voltage (DRV) monitor cell for monitoring static noise margin (SNM) of SRAM, a data loss detector for generating a data loss signal, and a dynamic regulating controller that receives the data loss signal for generating a refresh signal and a switch signal.",
author = "Lih-Yih Chiou",
year = "1800",
language = "English",
type = "Patent",
note = "9123436",

}

TY - PAT

T1 - ADAPTIVE DATA-RETENTION-VOLTAGE REGULATING SYSTEM FOR SRAM

AU - Chiou, Lih-Yih

PY - 1800

Y1 - 1800

N2 - An adaptive data-retention-voltage regulating system for static random-access memory (SRAMs) is revealed. The system includes a power supply unit, a data-retention-voltage (DRV) monitor cell for monitoring static noise margin (SNM) of SRAM, a data loss detector for generating a data loss signal, and a dynamic regulating controller that receives the data loss signal for generating a refresh signal and a switch signal.

AB - An adaptive data-retention-voltage regulating system for static random-access memory (SRAMs) is revealed. The system includes a power supply unit, a data-retention-voltage (DRV) monitor cell for monitoring static noise margin (SNM) of SRAM, a data loss detector for generating a data loss signal, and a dynamic regulating controller that receives the data loss signal for generating a refresh signal and a switch signal.

M3 - Patent

M1 - 9123436

ER -