Aging-aware reliable multiplier design

Yu Hung Cho, Ing Chao Lin, Yi Ming Yang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this work, we propose an aging-aware multiplier design with a novel adaptive hold logic circuit. The multiplier is able to provide higher throughput through the variable latency and adjust itself to mitigate the performance degradation due to the aging effect. The experimental result shows our proposed multiplier has up to 62.88% performance improvement compared with the fixed-latency column-bypassing multiplier and up to 16.11% performance improvement compared with the variable-latency column-bypassing multiplier without the adaptive logic.

Original languageEnglish
Title of host publicationProceedings - IEEE International SOC Conference, SOCC 2012
Pages322-327
Number of pages6
DOIs
Publication statusPublished - 2012 Dec 1
Event25th IEEE International System-on-Chip Conference, SOCC 2012 - Niagara Falls, NY, United States
Duration: 2012 Sep 122012 Sep 14

Publication series

NameInternational System on Chip Conference
ISSN (Print)2164-1676
ISSN (Electronic)2164-1706

Other

Other25th IEEE International System-on-Chip Conference, SOCC 2012
CountryUnited States
CityNiagara Falls, NY
Period12-09-1212-09-14

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Aging-aware reliable multiplier design'. Together they form a unique fingerprint.

Cite this