An efficient 3D-IC on-chip test framework to embed TSV testing in memory BIST

Liang Che Li, Wen Hsuan Hsu, Kuen Jong Lee, Chun Lung Hsu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Fingerprint

Dive into the research topics of 'An efficient 3D-IC on-chip test framework to embed TSV testing in memory BIST'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science