An efficient hybrid cache coherence protocol for shared memory multiprocessors

Yeim-Kuan Chang, L. N. Bhuyan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

This paper presents a new tree-based cache coherence protocol which is a hybrid of the limited directory and the linked list schemes. By utilizing a limited number of pointers in the directory, the proposed protocol connects the nodes caching a shared block in a tree fashion. In addition to the low communication overhead, the proposed scheme also contains the advantages of the existing bit-map and tree-based linked list protocols, namely, scalable memory requirement and logarithmic invalidation latency. We evaluate the performance of our protocol by running four applications on an execution-driven simulator. Our simulation results show that the performance of the proposed protocol is very close to that of the full-map directory protocol.

Original languageEnglish
Title of host publicationArchitecture
EditorsA. Reeves
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages172-179
Number of pages8
ISBN (Electronic)081867623X
DOIs
Publication statusPublished - 1996 Jan 1
Event25th International Conference on Parallel Processing, ICPP 1996 - Ithaca, United States
Duration: 1996 Aug 121996 Aug 16

Publication series

NameProceedings of the International Conference on Parallel Processing
Volume1
ISSN (Print)0190-3918

Other

Other25th International Conference on Parallel Processing, ICPP 1996
CountryUnited States
CityIthaca
Period96-08-1296-08-16

All Science Journal Classification (ASJC) codes

  • Software
  • Mathematics(all)
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'An efficient hybrid cache coherence protocol for shared memory multiprocessors'. Together they form a unique fingerprint.

  • Cite this

    Chang, Y-K., & Bhuyan, L. N. (1996). An efficient hybrid cache coherence protocol for shared memory multiprocessors. In A. Reeves (Ed.), Architecture (pp. 172-179). [537158] (Proceedings of the International Conference on Parallel Processing; Vol. 1). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICPP.1996.537158