An efficient on-chip test generation scheme based on programmable and multiple twisted-ring counters

Wei Cheng Lien, Kuen Jong Lee, Tong Yu Hsieh, Wee Lung Ang

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

Twisted-ring-counters (TRCs) have been used as built-in test pattern generators for high-performance circuits due to their small area overhead, low performance impact and simple control circuitry. However, previous work based on a single, fixed-order TRC often requires long test time to achieve high fault coverage and large storage space to store required control data and TRC seeds. In this paper, a novel programmable multiple-TRC-based on-chip test generation scheme is proposed to minimize both the required test time and test data volume. The scan path of a circuit under test is divided into multiple equal-length scan segments, each converted to a small-size TRC controlled by a programmable control logic unit. An efficient algorithm to determine the required seeds and the control vectors is developed. Experimental results on ISCAS'89, ITC'99 and IWLS'05 benchmark circuits show that, on average, the proposed scheme using only a single programmable TRC design can achieve 35.58%-98.73% reductions on the number of test application cycles with smaller storage data volume compared with previous work. When using more programmable TRC designs, 83.60%-99.59% reductions can be achieved with only slight increase on test data volume.

Original languageEnglish
Article number6559094
Pages (from-to)1254-1264
Number of pages11
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume32
Issue number8
DOIs
Publication statusPublished - 2013 Aug 5

Fingerprint

Seed
Networks (circuits)
Inventory control
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{a410211d34484c59ac6c668e101c419f,
title = "An efficient on-chip test generation scheme based on programmable and multiple twisted-ring counters",
abstract = "Twisted-ring-counters (TRCs) have been used as built-in test pattern generators for high-performance circuits due to their small area overhead, low performance impact and simple control circuitry. However, previous work based on a single, fixed-order TRC often requires long test time to achieve high fault coverage and large storage space to store required control data and TRC seeds. In this paper, a novel programmable multiple-TRC-based on-chip test generation scheme is proposed to minimize both the required test time and test data volume. The scan path of a circuit under test is divided into multiple equal-length scan segments, each converted to a small-size TRC controlled by a programmable control logic unit. An efficient algorithm to determine the required seeds and the control vectors is developed. Experimental results on ISCAS'89, ITC'99 and IWLS'05 benchmark circuits show that, on average, the proposed scheme using only a single programmable TRC design can achieve 35.58{\%}-98.73{\%} reductions on the number of test application cycles with smaller storage data volume compared with previous work. When using more programmable TRC designs, 83.60{\%}-99.59{\%} reductions can be achieved with only slight increase on test data volume.",
author = "Lien, {Wei Cheng} and Lee, {Kuen Jong} and Hsieh, {Tong Yu} and Ang, {Wee Lung}",
year = "2013",
month = "8",
day = "5",
doi = "10.1109/TCAD.2013.2253155",
language = "English",
volume = "32",
pages = "1254--1264",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

An efficient on-chip test generation scheme based on programmable and multiple twisted-ring counters. / Lien, Wei Cheng; Lee, Kuen Jong; Hsieh, Tong Yu; Ang, Wee Lung.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 32, No. 8, 6559094, 05.08.2013, p. 1254-1264.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An efficient on-chip test generation scheme based on programmable and multiple twisted-ring counters

AU - Lien, Wei Cheng

AU - Lee, Kuen Jong

AU - Hsieh, Tong Yu

AU - Ang, Wee Lung

PY - 2013/8/5

Y1 - 2013/8/5

N2 - Twisted-ring-counters (TRCs) have been used as built-in test pattern generators for high-performance circuits due to their small area overhead, low performance impact and simple control circuitry. However, previous work based on a single, fixed-order TRC often requires long test time to achieve high fault coverage and large storage space to store required control data and TRC seeds. In this paper, a novel programmable multiple-TRC-based on-chip test generation scheme is proposed to minimize both the required test time and test data volume. The scan path of a circuit under test is divided into multiple equal-length scan segments, each converted to a small-size TRC controlled by a programmable control logic unit. An efficient algorithm to determine the required seeds and the control vectors is developed. Experimental results on ISCAS'89, ITC'99 and IWLS'05 benchmark circuits show that, on average, the proposed scheme using only a single programmable TRC design can achieve 35.58%-98.73% reductions on the number of test application cycles with smaller storage data volume compared with previous work. When using more programmable TRC designs, 83.60%-99.59% reductions can be achieved with only slight increase on test data volume.

AB - Twisted-ring-counters (TRCs) have been used as built-in test pattern generators for high-performance circuits due to their small area overhead, low performance impact and simple control circuitry. However, previous work based on a single, fixed-order TRC often requires long test time to achieve high fault coverage and large storage space to store required control data and TRC seeds. In this paper, a novel programmable multiple-TRC-based on-chip test generation scheme is proposed to minimize both the required test time and test data volume. The scan path of a circuit under test is divided into multiple equal-length scan segments, each converted to a small-size TRC controlled by a programmable control logic unit. An efficient algorithm to determine the required seeds and the control vectors is developed. Experimental results on ISCAS'89, ITC'99 and IWLS'05 benchmark circuits show that, on average, the proposed scheme using only a single programmable TRC design can achieve 35.58%-98.73% reductions on the number of test application cycles with smaller storage data volume compared with previous work. When using more programmable TRC designs, 83.60%-99.59% reductions can be achieved with only slight increase on test data volume.

UR - http://www.scopus.com/inward/record.url?scp=84880910614&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84880910614&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2013.2253155

DO - 10.1109/TCAD.2013.2253155

M3 - Article

AN - SCOPUS:84880910614

VL - 32

SP - 1254

EP - 1264

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 8

M1 - 6559094

ER -