An Efficient Redundant-Binaiy Number to Binary Number Converter

Sung Ming Yen; Chi Sung Laih; Chin Hsing Chen; Jau Yien Lee

doi:10.1109/4.109563

An Efficient Redundant-Binaiy Number to Binary Number Converter

Sung Ming Yen, Chi Sung Laih, Chin Hsing Chen, Jau Yien Lee

Institute of Computer and Communication Engineering

Research output: Contribution to journal › Article › peer-review

29 Citations (Scopus)

Abstract

In this brief paper we present a method for converting the redundant-binary (RB) representation into the 2’s complement binary representation. Instead of using the conventional full adders, a more efficient redundant-binary number to binary number converter can be designed with the aid of the new defined variable Ci. The method can be applied to both “serial” and “lookahead” modes. In both modes, it was shown that our converter takes less chip area and conversion time when compared with the conventional method.

Original language	English
Pages (from-to)	109-112
Number of pages	4
Journal	IEEE Journal of Solid-State Circuits
Volume	27
Issue number	1
DOIs	https://doi.org/10.1109/4.109563
Publication status	Published - 1992 Jan

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/4.109563

Cite this

@article{961c1741369849019b5116c7eecafbf9,

title = "An Efficient Redundant-Binaiy Number to Binary Number Converter",

abstract = "In this brief paper we present a method for converting the redundant-binary (RB) representation into the 2{\textquoteright}s complement binary representation. Instead of using the conventional full adders, a more efficient redundant-binary number to binary number converter can be designed with the aid of the new defined variable Ci. The method can be applied to both “serial” and “lookahead” modes. In both modes, it was shown that our converter takes less chip area and conversion time when compared with the conventional method.",

author = "Yen, {Sung Ming} and Laih, {Chi Sung} and Chen, {Chin Hsing} and Lee, {Jau Yien}",

note = "Funding Information: Manuscript received February 28, 1991; revised July 19, 1991. This work was supported by the Communication Electronics Program, ERSOIITRI, Taiwan, Republic of China. The authors are with the Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, Republic of China. IEEE Log Number 9103859.",

year = "1992",

month = jan,

doi = "10.1109/4.109563",

language = "English",

volume = "27",

pages = "109--112",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - An Efficient Redundant-Binaiy Number to Binary Number Converter

AU - Yen, Sung Ming

AU - Laih, Chi Sung

AU - Chen, Chin Hsing

AU - Lee, Jau Yien

N1 - Funding Information: Manuscript received February 28, 1991; revised July 19, 1991. This work was supported by the Communication Electronics Program, ERSOIITRI, Taiwan, Republic of China. The authors are with the Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, Republic of China. IEEE Log Number 9103859.

PY - 1992/1

Y1 - 1992/1

N2 - In this brief paper we present a method for converting the redundant-binary (RB) representation into the 2’s complement binary representation. Instead of using the conventional full adders, a more efficient redundant-binary number to binary number converter can be designed with the aid of the new defined variable Ci. The method can be applied to both “serial” and “lookahead” modes. In both modes, it was shown that our converter takes less chip area and conversion time when compared with the conventional method.

AB - In this brief paper we present a method for converting the redundant-binary (RB) representation into the 2’s complement binary representation. Instead of using the conventional full adders, a more efficient redundant-binary number to binary number converter can be designed with the aid of the new defined variable Ci. The method can be applied to both “serial” and “lookahead” modes. In both modes, it was shown that our converter takes less chip area and conversion time when compared with the conventional method.

UR - http://www.scopus.com/inward/record.url?scp=0026679534&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026679534&partnerID=8YFLogxK

U2 - 10.1109/4.109563

DO - 10.1109/4.109563

M3 - Article

AN - SCOPUS:0026679534

SN - 0018-9200

VL - 27

SP - 109

EP - 112

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

IS - 1

ER -

An Efficient Redundant-Binaiy Number to Binary Number Converter

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this