An energy-efficient dual-edge triggered level-converting flip-flop

Lih-Yih Chiou, Shien Chun Lou

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

In this paper, we propose a dual-edge triggered and dual-Vth level converting flip-flop (LCFF). The LCFF utilizes many energy-saving features that can be used in a multi-Vdd and multi-Vth system. A novel power-aware latch structure is designed to eliminate the internal power during transition. When operated in sleep mode, the power-aware latch will switch to low-leakage mode and still retain its data. Experimental results show that the proposed LCFF has the lowest PDP among compared FFs.

Original languageEnglish
Article number4252845
Pages (from-to)1157-1160
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Publication statusPublished - 2007

Fingerprint

Flip flop circuits
Energy conservation
Switches

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{e3ccce22f6cc4e3c86c6e55954e6b9a6,
title = "An energy-efficient dual-edge triggered level-converting flip-flop",
abstract = "In this paper, we propose a dual-edge triggered and dual-Vth level converting flip-flop (LCFF). The LCFF utilizes many energy-saving features that can be used in a multi-Vdd and multi-Vth system. A novel power-aware latch structure is designed to eliminate the internal power during transition. When operated in sleep mode, the power-aware latch will switch to low-leakage mode and still retain its data. Experimental results show that the proposed LCFF has the lowest PDP among compared FFs.",
author = "Lih-Yih Chiou and Lou, {Shien Chun}",
year = "2007",
language = "English",
pages = "1157--1160",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

An energy-efficient dual-edge triggered level-converting flip-flop. / Chiou, Lih-Yih; Lou, Shien Chun.

In: Proceedings - IEEE International Symposium on Circuits and Systems, 2007, p. 1157-1160.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An energy-efficient dual-edge triggered level-converting flip-flop

AU - Chiou, Lih-Yih

AU - Lou, Shien Chun

PY - 2007

Y1 - 2007

N2 - In this paper, we propose a dual-edge triggered and dual-Vth level converting flip-flop (LCFF). The LCFF utilizes many energy-saving features that can be used in a multi-Vdd and multi-Vth system. A novel power-aware latch structure is designed to eliminate the internal power during transition. When operated in sleep mode, the power-aware latch will switch to low-leakage mode and still retain its data. Experimental results show that the proposed LCFF has the lowest PDP among compared FFs.

AB - In this paper, we propose a dual-edge triggered and dual-Vth level converting flip-flop (LCFF). The LCFF utilizes many energy-saving features that can be used in a multi-Vdd and multi-Vth system. A novel power-aware latch structure is designed to eliminate the internal power during transition. When operated in sleep mode, the power-aware latch will switch to low-leakage mode and still retain its data. Experimental results show that the proposed LCFF has the lowest PDP among compared FFs.

UR - http://www.scopus.com/inward/record.url?scp=34548848579&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548848579&partnerID=8YFLogxK

M3 - Article

SP - 1157

EP - 1160

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

M1 - 4252845

ER -