An FPGA-based test platform for analyzing data retention time distribution of DRAMs

Chih Sheng Hou; Jin Fu Li; Chih Yen Lo; Ding Ming Kwai; Yung Fa Chou; Cheng Wen Wu

doi:10.1109/VLDI-DAT.2013.6533853

An FPGA-based test platform for analyzing data retention time distribution of DRAMs

Chih Sheng Hou, Jin Fu Li, Chih Yen Lo, Ding Ming Kwai, Yung Fa Chou, Cheng Wen Wu

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

11 Citations (Scopus)

Abstract

Data retention time distribution of a dynamic random access memory (DRAM) has a heavy impact on its yield, power, and performance. Accurate and detailed information of data retention time distribution thus is very important for the DRAM designer and user. This paper proposes an FPGA-based test platform for analyzing the data retention time distribution of a DRAM. Based on the test platform, a test flow is also proposed to classify the DRAM cells with different data retention times with respect to different supply voltage and temperature. We have demonstrated the test platform and test flow using a Micron 2Gb DRAM.

Original language	English
Title of host publication	2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013
DOIs	https://doi.org/10.1109/VLDI-DAT.2013.6533853
Publication status	Published - 2013 Aug 15
Event	2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013 - Hsinchu, Taiwan Duration: 2013 Apr 22 → 2013 Apr 24

Publication series

Name	2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013

Other

Other	2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013
Country	Taiwan
City	Hsinchu
Period	13-04-22 → 13-04-24

All Science Journal Classification (ASJC) codes

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/VLDI-DAT.2013.6533853

Fingerprint Dive into the research topics of 'An FPGA-based test platform for analyzing data retention time distribution of DRAMs'. Together they form a unique fingerprint.

Cite this

Hou, C. S., Li, J. F., Lo, C. Y., Kwai, D. M., Chou, Y. F., & Wu, C. W. (2013). An FPGA-based test platform for analyzing data retention time distribution of DRAMs. In 2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013 [6533853] (2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013). https://doi.org/10.1109/VLDI-DAT.2013.6533853

@inproceedings{2c51683b9f3f490f92878a42f720beb1,

title = "An FPGA-based test platform for analyzing data retention time distribution of DRAMs",

abstract = "Data retention time distribution of a dynamic random access memory (DRAM) has a heavy impact on its yield, power, and performance. Accurate and detailed information of data retention time distribution thus is very important for the DRAM designer and user. This paper proposes an FPGA-based test platform for analyzing the data retention time distribution of a DRAM. Based on the test platform, a test flow is also proposed to classify the DRAM cells with different data retention times with respect to different supply voltage and temperature. We have demonstrated the test platform and test flow using a Micron 2Gb DRAM.",

author = "Hou, {Chih Sheng} and Li, {Jin Fu} and Lo, {Chih Yen} and Kwai, {Ding Ming} and Chou, {Yung Fa} and Wu, {Cheng Wen}",

year = "2013",

month = aug,

day = "15",

doi = "10.1109/VLDI-DAT.2013.6533853",

language = "English",

isbn = "9781467344357",

series = "2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013",

booktitle = "2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013",

note = "2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013 ; Conference date: 22-04-2013 Through 24-04-2013",

}

Hou, CS, Li, JF, Lo, CY, Kwai, DM, Chou, YF & Wu, CW 2013, An FPGA-based test platform for analyzing data retention time distribution of DRAMs. in 2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013., 6533853, 2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013, 2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013, Hsinchu, Taiwan, 13-04-22. https://doi.org/10.1109/VLDI-DAT.2013.6533853

An FPGA-based test platform for analyzing data retention time distribution of DRAMs. / Hou, Chih Sheng; Li, Jin Fu; Lo, Chih Yen; Kwai, Ding Ming; Chou, Yung Fa; Wu, Cheng Wen.

2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013. 2013. 6533853 (2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - An FPGA-based test platform for analyzing data retention time distribution of DRAMs

AU - Hou, Chih Sheng

AU - Li, Jin Fu

AU - Lo, Chih Yen

AU - Kwai, Ding Ming

AU - Chou, Yung Fa

AU - Wu, Cheng Wen

PY - 2013/8/15

Y1 - 2013/8/15

N2 - Data retention time distribution of a dynamic random access memory (DRAM) has a heavy impact on its yield, power, and performance. Accurate and detailed information of data retention time distribution thus is very important for the DRAM designer and user. This paper proposes an FPGA-based test platform for analyzing the data retention time distribution of a DRAM. Based on the test platform, a test flow is also proposed to classify the DRAM cells with different data retention times with respect to different supply voltage and temperature. We have demonstrated the test platform and test flow using a Micron 2Gb DRAM.

AB - Data retention time distribution of a dynamic random access memory (DRAM) has a heavy impact on its yield, power, and performance. Accurate and detailed information of data retention time distribution thus is very important for the DRAM designer and user. This paper proposes an FPGA-based test platform for analyzing the data retention time distribution of a DRAM. Based on the test platform, a test flow is also proposed to classify the DRAM cells with different data retention times with respect to different supply voltage and temperature. We have demonstrated the test platform and test flow using a Micron 2Gb DRAM.

UR - http://www.scopus.com/inward/record.url?scp=84881321864&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84881321864&partnerID=8YFLogxK

U2 - 10.1109/VLDI-DAT.2013.6533853

DO - 10.1109/VLDI-DAT.2013.6533853

M3 - Conference contribution

AN - SCOPUS:84881321864

SN - 9781467344357

T3 - 2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013

BT - 2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013

T2 - 2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013

Y2 - 22 April 2013 through 24 April 2013

ER -