An improved VLSI test economics analysis system

J.-D. Lin, J.-M. Lu, Cheng-Wen Wu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

91 Citations (Scopus)
Original languageEnglish
Title of host publication9th VLSI Design/CAD Symposium
Pages149-152
Publication statusPublished - 1998 Aug

Cite this