An Integrated Memory and SSD Caching I/O Subsystem

Hsung Pin Chang, Yu Cain He, Da-Wei Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In a multi-tiered storage system, both page cache and solid-state drives are used as the cache of hard disk drives. However, in the current I/O architecture, page cache and SSD cache are managed independently. Thus, page cache and SSD cache managers make the caching and replacement decisions independently. As a result, system performance is limited due to factors including metadata duplication and improper management of the page cache and SSD cache spaces. To address the limitations of the current I/O architecture, we propose a new I/O architecture to enable the information sharing between the page cache and SSD cache managers. By our proposed architecture, the page cache and SSD cache managers can cooperate with each other so that the overall I/O performance is maximized.

Original languageEnglish
Title of host publicationProceedings - 2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018
EditorsChung-Horng Lung, Thomas Conte, Ling Liu, Toyokazu Akiyama, Kamrul Hasan, Edmundo Tovar, Hiroki Takakura, William Claycomb, Stelvio Cimato, Ji-Jiang Yang, Zhiyong Zhang, Sheikh Iqbal Ahamed, Sorel Reisman, Claudio Demartini, Motonori Nakamura
PublisherIEEE Computer Society
Pages823-824
Number of pages2
ISBN (Electronic)9781538626665
DOIs
Publication statusPublished - 2018 Jun 8
Event42nd IEEE Computer Software and Applications Conference, COMPSAC 2018 - Tokyo, Japan
Duration: 2018 Jul 232018 Jul 27

Publication series

NameProceedings - International Computer Software and Applications Conference
Volume1
ISSN (Print)0730-3157

Other

Other42nd IEEE Computer Software and Applications Conference, COMPSAC 2018
CountryJapan
CityTokyo
Period18-07-2318-07-27

Fingerprint

Managers
Data storage equipment
Hard disk storage
Metadata

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Science Applications

Cite this

Chang, H. P., He, Y. C., & Chang, D-W. (2018). An Integrated Memory and SSD Caching I/O Subsystem. In C-H. Lung, T. Conte, L. Liu, T. Akiyama, K. Hasan, E. Tovar, H. Takakura, W. Claycomb, S. Cimato, J-J. Yang, Z. Zhang, S. I. Ahamed, S. Reisman, C. Demartini, ... M. Nakamura (Eds.), Proceedings - 2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018 (pp. 823-824). [8377763] (Proceedings - International Computer Software and Applications Conference; Vol. 1). IEEE Computer Society. https://doi.org/10.1109/COMPSAC.2018.00138
Chang, Hsung Pin ; He, Yu Cain ; Chang, Da-Wei. / An Integrated Memory and SSD Caching I/O Subsystem. Proceedings - 2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018. editor / Chung-Horng Lung ; Thomas Conte ; Ling Liu ; Toyokazu Akiyama ; Kamrul Hasan ; Edmundo Tovar ; Hiroki Takakura ; William Claycomb ; Stelvio Cimato ; Ji-Jiang Yang ; Zhiyong Zhang ; Sheikh Iqbal Ahamed ; Sorel Reisman ; Claudio Demartini ; Motonori Nakamura. IEEE Computer Society, 2018. pp. 823-824 (Proceedings - International Computer Software and Applications Conference).
@inproceedings{86742114d135472f8f71a5889d19ccd6,
title = "An Integrated Memory and SSD Caching I/O Subsystem",
abstract = "In a multi-tiered storage system, both page cache and solid-state drives are used as the cache of hard disk drives. However, in the current I/O architecture, page cache and SSD cache are managed independently. Thus, page cache and SSD cache managers make the caching and replacement decisions independently. As a result, system performance is limited due to factors including metadata duplication and improper management of the page cache and SSD cache spaces. To address the limitations of the current I/O architecture, we propose a new I/O architecture to enable the information sharing between the page cache and SSD cache managers. By our proposed architecture, the page cache and SSD cache managers can cooperate with each other so that the overall I/O performance is maximized.",
author = "Chang, {Hsung Pin} and He, {Yu Cain} and Da-Wei Chang",
year = "2018",
month = "6",
day = "8",
doi = "10.1109/COMPSAC.2018.00138",
language = "English",
series = "Proceedings - International Computer Software and Applications Conference",
publisher = "IEEE Computer Society",
pages = "823--824",
editor = "Chung-Horng Lung and Thomas Conte and Ling Liu and Toyokazu Akiyama and Kamrul Hasan and Edmundo Tovar and Hiroki Takakura and William Claycomb and Stelvio Cimato and Ji-Jiang Yang and Zhiyong Zhang and Ahamed, {Sheikh Iqbal} and Sorel Reisman and Claudio Demartini and Motonori Nakamura",
booktitle = "Proceedings - 2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018",
address = "United States",

}

Chang, HP, He, YC & Chang, D-W 2018, An Integrated Memory and SSD Caching I/O Subsystem. in C-H Lung, T Conte, L Liu, T Akiyama, K Hasan, E Tovar, H Takakura, W Claycomb, S Cimato, J-J Yang, Z Zhang, SI Ahamed, S Reisman, C Demartini & M Nakamura (eds), Proceedings - 2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018., 8377763, Proceedings - International Computer Software and Applications Conference, vol. 1, IEEE Computer Society, pp. 823-824, 42nd IEEE Computer Software and Applications Conference, COMPSAC 2018, Tokyo, Japan, 18-07-23. https://doi.org/10.1109/COMPSAC.2018.00138

An Integrated Memory and SSD Caching I/O Subsystem. / Chang, Hsung Pin; He, Yu Cain; Chang, Da-Wei.

Proceedings - 2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018. ed. / Chung-Horng Lung; Thomas Conte; Ling Liu; Toyokazu Akiyama; Kamrul Hasan; Edmundo Tovar; Hiroki Takakura; William Claycomb; Stelvio Cimato; Ji-Jiang Yang; Zhiyong Zhang; Sheikh Iqbal Ahamed; Sorel Reisman; Claudio Demartini; Motonori Nakamura. IEEE Computer Society, 2018. p. 823-824 8377763 (Proceedings - International Computer Software and Applications Conference; Vol. 1).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - An Integrated Memory and SSD Caching I/O Subsystem

AU - Chang, Hsung Pin

AU - He, Yu Cain

AU - Chang, Da-Wei

PY - 2018/6/8

Y1 - 2018/6/8

N2 - In a multi-tiered storage system, both page cache and solid-state drives are used as the cache of hard disk drives. However, in the current I/O architecture, page cache and SSD cache are managed independently. Thus, page cache and SSD cache managers make the caching and replacement decisions independently. As a result, system performance is limited due to factors including metadata duplication and improper management of the page cache and SSD cache spaces. To address the limitations of the current I/O architecture, we propose a new I/O architecture to enable the information sharing between the page cache and SSD cache managers. By our proposed architecture, the page cache and SSD cache managers can cooperate with each other so that the overall I/O performance is maximized.

AB - In a multi-tiered storage system, both page cache and solid-state drives are used as the cache of hard disk drives. However, in the current I/O architecture, page cache and SSD cache are managed independently. Thus, page cache and SSD cache managers make the caching and replacement decisions independently. As a result, system performance is limited due to factors including metadata duplication and improper management of the page cache and SSD cache spaces. To address the limitations of the current I/O architecture, we propose a new I/O architecture to enable the information sharing between the page cache and SSD cache managers. By our proposed architecture, the page cache and SSD cache managers can cooperate with each other so that the overall I/O performance is maximized.

UR - http://www.scopus.com/inward/record.url?scp=85055431608&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85055431608&partnerID=8YFLogxK

U2 - 10.1109/COMPSAC.2018.00138

DO - 10.1109/COMPSAC.2018.00138

M3 - Conference contribution

AN - SCOPUS:85055431608

T3 - Proceedings - International Computer Software and Applications Conference

SP - 823

EP - 824

BT - Proceedings - 2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018

A2 - Lung, Chung-Horng

A2 - Conte, Thomas

A2 - Liu, Ling

A2 - Akiyama, Toyokazu

A2 - Hasan, Kamrul

A2 - Tovar, Edmundo

A2 - Takakura, Hiroki

A2 - Claycomb, William

A2 - Cimato, Stelvio

A2 - Yang, Ji-Jiang

A2 - Zhang, Zhiyong

A2 - Ahamed, Sheikh Iqbal

A2 - Reisman, Sorel

A2 - Demartini, Claudio

A2 - Nakamura, Motonori

PB - IEEE Computer Society

ER -

Chang HP, He YC, Chang D-W. An Integrated Memory and SSD Caching I/O Subsystem. In Lung C-H, Conte T, Liu L, Akiyama T, Hasan K, Tovar E, Takakura H, Claycomb W, Cimato S, Yang J-J, Zhang Z, Ahamed SI, Reisman S, Demartini C, Nakamura M, editors, Proceedings - 2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018. IEEE Computer Society. 2018. p. 823-824. 8377763. (Proceedings - International Computer Software and Applications Conference). https://doi.org/10.1109/COMPSAC.2018.00138