An integrated sigma-delta noise-shaped buck converter

Wei Hsun Chang, Yung Hsin Jen, Chien-Hung Tsai

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

An integrated sigma-delta noise-shaped buck converter that uses a discrete-time second order single-bit sigma-delta modulator (DT-SDM2) is presented. The DT-SDM2 buck converter and a compared PWM controller are designed and fabricated on a standard TSMC 0.35μm 3.3V CMOS process. The operating frequency of the proposed DT-SDM2 ranges from 400 KHz to 1.2 MHz. Simulation results show that DT-SDM2 has better noise performance than those of PWM and continuous-time SDM2 (CT-SDM2) buck converters.

Original languageEnglish
Title of host publication2009 International Conference on Power Electronics and Drive Systems, PEDS 2009
Pages18-21
Number of pages4
DOIs
Publication statusPublished - 2009 Dec 1
Event2009 International Conference on Power Electronics and Drive Systems, PEDS 2009 - Taipei, Taiwan
Duration: 2009 Jan 22009 Jan 5

Publication series

NameProceedings of the International Conference on Power Electronics and Drive Systems

Other

Other2009 International Conference on Power Electronics and Drive Systems, PEDS 2009
Country/TerritoryTaiwan
CityTaipei
Period09-01-0209-01-05

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'An integrated sigma-delta noise-shaped buck converter'. Together they form a unique fingerprint.

Cite this