An on-chip self-Test architecture with test patterns recorded in scan chains

Kuen Jong Lee, Pin Hao Tang, Michael A. Kochte

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This work proposes a novel test architecture that combines the advantages of both scan-based and built-in self-Test (BIST) designs. The main idea is to record (store) all required compressed test data in a novel scan chain structure such that the stored data can be extracted, reconstructed and decompressed into required deterministic patterns using an on-chip test controller with a test pattern decompressor. The recording of test data is achieved by modifying the connections between scan cells. Techniques to extract test data from the modified scan cells and to deliver decompressed test patterns to the modified scan cells are presented. The on-chip test controller can automatically generate all required control signals for the whole test procedure. This significantly reduces the requirements on external ATE. Experimental results on OpenSPARC T2, a publicly accessible 8-core processor containing 5.7M gates, show that all required test data for 100% testable stuck-At fault coverage can be stored in the scan chains of the processor with less than 3% total area overhead for the whole test architecture.

Original languageEnglish
Title of host publicationProceedings - 2016 IEEE International Test Conference, ITC 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467387736
DOIs
Publication statusPublished - 2016 Jul 2
Event47th IEEE International Test Conference, ITC 2016 - Fort Worth, United States
Duration: 2016 Nov 152016 Nov 17

Publication series

NameProceedings - International Test Conference
Volume0
ISSN (Print)1089-3539

Other

Other47th IEEE International Test Conference, ITC 2016
CountryUnited States
CityFort Worth
Period16-11-1516-11-17

Fingerprint

Chip
Controllers
Built-in self test
Cell
Architecture
Built-in Self-test
Controller
Signal Control
Coverage
Fault
Requirements
Experimental Results

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Lee, K. J., Tang, P. H., & Kochte, M. A. (2016). An on-chip self-Test architecture with test patterns recorded in scan chains. In Proceedings - 2016 IEEE International Test Conference, ITC 2016 [7805865] (Proceedings - International Test Conference; Vol. 0). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TEST.2016.7805865
Lee, Kuen Jong ; Tang, Pin Hao ; Kochte, Michael A. / An on-chip self-Test architecture with test patterns recorded in scan chains. Proceedings - 2016 IEEE International Test Conference, ITC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. (Proceedings - International Test Conference).
@inproceedings{13e86c8acdd341c58cd6900f5496d3a8,
title = "An on-chip self-Test architecture with test patterns recorded in scan chains",
abstract = "This work proposes a novel test architecture that combines the advantages of both scan-based and built-in self-Test (BIST) designs. The main idea is to record (store) all required compressed test data in a novel scan chain structure such that the stored data can be extracted, reconstructed and decompressed into required deterministic patterns using an on-chip test controller with a test pattern decompressor. The recording of test data is achieved by modifying the connections between scan cells. Techniques to extract test data from the modified scan cells and to deliver decompressed test patterns to the modified scan cells are presented. The on-chip test controller can automatically generate all required control signals for the whole test procedure. This significantly reduces the requirements on external ATE. Experimental results on OpenSPARC T2, a publicly accessible 8-core processor containing 5.7M gates, show that all required test data for 100{\%} testable stuck-At fault coverage can be stored in the scan chains of the processor with less than 3{\%} total area overhead for the whole test architecture.",
author = "Lee, {Kuen Jong} and Tang, {Pin Hao} and Kochte, {Michael A.}",
year = "2016",
month = "7",
day = "2",
doi = "10.1109/TEST.2016.7805865",
language = "English",
series = "Proceedings - International Test Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "Proceedings - 2016 IEEE International Test Conference, ITC 2016",
address = "United States",

}

Lee, KJ, Tang, PH & Kochte, MA 2016, An on-chip self-Test architecture with test patterns recorded in scan chains. in Proceedings - 2016 IEEE International Test Conference, ITC 2016., 7805865, Proceedings - International Test Conference, vol. 0, Institute of Electrical and Electronics Engineers Inc., 47th IEEE International Test Conference, ITC 2016, Fort Worth, United States, 16-11-15. https://doi.org/10.1109/TEST.2016.7805865

An on-chip self-Test architecture with test patterns recorded in scan chains. / Lee, Kuen Jong; Tang, Pin Hao; Kochte, Michael A.

Proceedings - 2016 IEEE International Test Conference, ITC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 7805865 (Proceedings - International Test Conference; Vol. 0).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - An on-chip self-Test architecture with test patterns recorded in scan chains

AU - Lee, Kuen Jong

AU - Tang, Pin Hao

AU - Kochte, Michael A.

PY - 2016/7/2

Y1 - 2016/7/2

N2 - This work proposes a novel test architecture that combines the advantages of both scan-based and built-in self-Test (BIST) designs. The main idea is to record (store) all required compressed test data in a novel scan chain structure such that the stored data can be extracted, reconstructed and decompressed into required deterministic patterns using an on-chip test controller with a test pattern decompressor. The recording of test data is achieved by modifying the connections between scan cells. Techniques to extract test data from the modified scan cells and to deliver decompressed test patterns to the modified scan cells are presented. The on-chip test controller can automatically generate all required control signals for the whole test procedure. This significantly reduces the requirements on external ATE. Experimental results on OpenSPARC T2, a publicly accessible 8-core processor containing 5.7M gates, show that all required test data for 100% testable stuck-At fault coverage can be stored in the scan chains of the processor with less than 3% total area overhead for the whole test architecture.

AB - This work proposes a novel test architecture that combines the advantages of both scan-based and built-in self-Test (BIST) designs. The main idea is to record (store) all required compressed test data in a novel scan chain structure such that the stored data can be extracted, reconstructed and decompressed into required deterministic patterns using an on-chip test controller with a test pattern decompressor. The recording of test data is achieved by modifying the connections between scan cells. Techniques to extract test data from the modified scan cells and to deliver decompressed test patterns to the modified scan cells are presented. The on-chip test controller can automatically generate all required control signals for the whole test procedure. This significantly reduces the requirements on external ATE. Experimental results on OpenSPARC T2, a publicly accessible 8-core processor containing 5.7M gates, show that all required test data for 100% testable stuck-At fault coverage can be stored in the scan chains of the processor with less than 3% total area overhead for the whole test architecture.

UR - http://www.scopus.com/inward/record.url?scp=85013937625&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85013937625&partnerID=8YFLogxK

U2 - 10.1109/TEST.2016.7805865

DO - 10.1109/TEST.2016.7805865

M3 - Conference contribution

AN - SCOPUS:85013937625

T3 - Proceedings - International Test Conference

BT - Proceedings - 2016 IEEE International Test Conference, ITC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Lee KJ, Tang PH, Kochte MA. An on-chip self-Test architecture with test patterns recorded in scan chains. In Proceedings - 2016 IEEE International Test Conference, ITC 2016. Institute of Electrical and Electronics Engineers Inc. 2016. 7805865. (Proceedings - International Test Conference). https://doi.org/10.1109/TEST.2016.7805865