An SOC test integration platform and its industrial realization

Kuo Liang Cheng, Jing Reng Huang, Chih Wea Wang, Chih Yen Lo, Li Ming Denq, Chih Tsun Huang, Cheng Wen Wu, Shin Wei Hung, Jye Yuan Lee

Research output: Contribution to journalConference article

7 Citations (Scopus)

Abstract

One of the major costs in system-on-chip (SOC) development is test cost, especially the cost related to test integration. Although there have been plenty of research works on individual topics about SOC testing, few of them took into account the practical integration issues. In this paper, we stress the practical SOC test integration issues, including real problems found in test scheduling, test 10 reduction, timing of functional test, scan 10 sharing, etc. A test scheduling method is proposed based on our test architecture and test access mechanism (TAM), considering 10 resource constraints. Detailed scheduling further reduces the overall test time of the system chip. We also present a test wrapper architecture that supports the coexistence of scan test and functional test. The test integration platform has been applied to an industrial SOC case. The chip has been designed and fabricated. The measurement results justify the approach -simple and efficient, i.e., short test integration cost, short test time, and small area overhead.

Original languageEnglish
Pages (from-to)1213-1222
Number of pages10
JournalProceedings - International Test Conference
Publication statusPublished - 2004 Dec 1
EventProceedings - International Test Conference 2004 - Charlotte, NC, United States
Duration: 2004 Oct 262004 Oct 28

Fingerprint

Scheduling
Costs
System-on-chip
Testing
Chip
Wrapper
Resource Constraints
Coexistence
Justify
Timing
Sharing

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Cheng, K. L., Huang, J. R., Wang, C. W., Lo, C. Y., Denq, L. M., Huang, C. T., ... Lee, J. Y. (2004). An SOC test integration platform and its industrial realization. Proceedings - International Test Conference, 1213-1222.
Cheng, Kuo Liang ; Huang, Jing Reng ; Wang, Chih Wea ; Lo, Chih Yen ; Denq, Li Ming ; Huang, Chih Tsun ; Wu, Cheng Wen ; Hung, Shin Wei ; Lee, Jye Yuan. / An SOC test integration platform and its industrial realization. In: Proceedings - International Test Conference. 2004 ; pp. 1213-1222.
@article{207807def1f84e768bd81480671a59b6,
title = "An SOC test integration platform and its industrial realization",
abstract = "One of the major costs in system-on-chip (SOC) development is test cost, especially the cost related to test integration. Although there have been plenty of research works on individual topics about SOC testing, few of them took into account the practical integration issues. In this paper, we stress the practical SOC test integration issues, including real problems found in test scheduling, test 10 reduction, timing of functional test, scan 10 sharing, etc. A test scheduling method is proposed based on our test architecture and test access mechanism (TAM), considering 10 resource constraints. Detailed scheduling further reduces the overall test time of the system chip. We also present a test wrapper architecture that supports the coexistence of scan test and functional test. The test integration platform has been applied to an industrial SOC case. The chip has been designed and fabricated. The measurement results justify the approach -simple and efficient, i.e., short test integration cost, short test time, and small area overhead.",
author = "Cheng, {Kuo Liang} and Huang, {Jing Reng} and Wang, {Chih Wea} and Lo, {Chih Yen} and Denq, {Li Ming} and Huang, {Chih Tsun} and Wu, {Cheng Wen} and Hung, {Shin Wei} and Lee, {Jye Yuan}",
year = "2004",
month = "12",
day = "1",
language = "English",
pages = "1213--1222",
journal = "IEEE International Test Conference (TC)",
issn = "1089-3539",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

Cheng, KL, Huang, JR, Wang, CW, Lo, CY, Denq, LM, Huang, CT, Wu, CW, Hung, SW & Lee, JY 2004, 'An SOC test integration platform and its industrial realization', Proceedings - International Test Conference, pp. 1213-1222.

An SOC test integration platform and its industrial realization. / Cheng, Kuo Liang; Huang, Jing Reng; Wang, Chih Wea; Lo, Chih Yen; Denq, Li Ming; Huang, Chih Tsun; Wu, Cheng Wen; Hung, Shin Wei; Lee, Jye Yuan.

In: Proceedings - International Test Conference, 01.12.2004, p. 1213-1222.

Research output: Contribution to journalConference article

TY - JOUR

T1 - An SOC test integration platform and its industrial realization

AU - Cheng, Kuo Liang

AU - Huang, Jing Reng

AU - Wang, Chih Wea

AU - Lo, Chih Yen

AU - Denq, Li Ming

AU - Huang, Chih Tsun

AU - Wu, Cheng Wen

AU - Hung, Shin Wei

AU - Lee, Jye Yuan

PY - 2004/12/1

Y1 - 2004/12/1

N2 - One of the major costs in system-on-chip (SOC) development is test cost, especially the cost related to test integration. Although there have been plenty of research works on individual topics about SOC testing, few of them took into account the practical integration issues. In this paper, we stress the practical SOC test integration issues, including real problems found in test scheduling, test 10 reduction, timing of functional test, scan 10 sharing, etc. A test scheduling method is proposed based on our test architecture and test access mechanism (TAM), considering 10 resource constraints. Detailed scheduling further reduces the overall test time of the system chip. We also present a test wrapper architecture that supports the coexistence of scan test and functional test. The test integration platform has been applied to an industrial SOC case. The chip has been designed and fabricated. The measurement results justify the approach -simple and efficient, i.e., short test integration cost, short test time, and small area overhead.

AB - One of the major costs in system-on-chip (SOC) development is test cost, especially the cost related to test integration. Although there have been plenty of research works on individual topics about SOC testing, few of them took into account the practical integration issues. In this paper, we stress the practical SOC test integration issues, including real problems found in test scheduling, test 10 reduction, timing of functional test, scan 10 sharing, etc. A test scheduling method is proposed based on our test architecture and test access mechanism (TAM), considering 10 resource constraints. Detailed scheduling further reduces the overall test time of the system chip. We also present a test wrapper architecture that supports the coexistence of scan test and functional test. The test integration platform has been applied to an industrial SOC case. The chip has been designed and fabricated. The measurement results justify the approach -simple and efficient, i.e., short test integration cost, short test time, and small area overhead.

UR - http://www.scopus.com/inward/record.url?scp=18144379215&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=18144379215&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:18144379215

SP - 1213

EP - 1222

JO - IEEE International Test Conference (TC)

JF - IEEE International Test Conference (TC)

SN - 1089-3539

ER -

Cheng KL, Huang JR, Wang CW, Lo CY, Denq LM, Huang CT et al. An SOC test integration platform and its industrial realization. Proceedings - International Test Conference. 2004 Dec 1;1213-1222.