Application of low-frequency clock signals to gate driver circuits

Chin Lung Lin, Mao Hsun Cheng

Research output: Contribution to journalConference articlepeer-review

4 Citations (Scopus)


This paper collates design concepts of lowpower gate driver circuits, and our related work is reviewed. Many approaches to power consumption amelioration have been developed and-focus on different parts of circuit structures. Recently, low-frequency clock signals are adopted to further reduce both power consumption and thin-film transistor (TFT) threshold voltage shifts (ΔVTH).

Original languageEnglish
Pages (from-to)64-67
Number of pages4
JournalDigest of Technical Papers - SID International Symposium
Issue number1
Publication statusPublished - 2017
EventSID Symposium, Seminar, and Exhibition 2017, Display Week 2017 - Los Angeles, United States
Duration: 2017 May 212017 May 26

All Science Journal Classification (ASJC) codes

  • Engineering(all)


Dive into the research topics of 'Application of low-frequency clock signals to gate driver circuits'. Together they form a unique fingerprint.

Cite this