Area-efficient versatile Reed-Solomon decoder for ADSL

Jin Chuan Huang, Chien Ming Wu, Ming-Der Shieh, Chien Hsing Wu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Citations (Scopus)

Abstract

We present an area-efficient, bit-serial VLSI architecture for the t-error-correcting, (n, k)-scalable Reed-Solomon (RS) decoder in GF(2m) based on the modified Euclidean algorithm. With its ability to support a variety of (n, k) RS codes, this RS decoder is suitable for applications such as the asymmetric digital subscriber line (ADSL) and cable modems.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherIEEE
ISBN (Print)0780354729
Publication statusPublished - 1999 Jan 1
EventProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 - Orlando, FL, USA
Duration: 1999 May 301999 Jun 2

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume1
ISSN (Print)0271-4310

Other

OtherProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99
CityOrlando, FL, USA
Period99-05-3099-06-02

Fingerprint

Asymmetric digital subscriber lines (ADSL)
Reed-Solomon codes
Modems
Cables

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Huang, J. C., Wu, C. M., Shieh, M-D., & Wu, C. H. (1999). Area-efficient versatile Reed-Solomon decoder for ADSL. In Proceedings - IEEE International Symposium on Circuits and Systems (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 1). IEEE.
Huang, Jin Chuan ; Wu, Chien Ming ; Shieh, Ming-Der ; Wu, Chien Hsing. / Area-efficient versatile Reed-Solomon decoder for ADSL. Proceedings - IEEE International Symposium on Circuits and Systems. IEEE, 1999. (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{390408d9b66f4e17843b62dfce882aab,
title = "Area-efficient versatile Reed-Solomon decoder for ADSL",
abstract = "We present an area-efficient, bit-serial VLSI architecture for the t-error-correcting, (n, k)-scalable Reed-Solomon (RS) decoder in GF(2m) based on the modified Euclidean algorithm. With its ability to support a variety of (n, k) RS codes, this RS decoder is suitable for applications such as the asymmetric digital subscriber line (ADSL) and cable modems.",
author = "Huang, {Jin Chuan} and Wu, {Chien Ming} and Ming-Der Shieh and Wu, {Chien Hsing}",
year = "1999",
month = "1",
day = "1",
language = "English",
isbn = "0780354729",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "IEEE",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

}

Huang, JC, Wu, CM, Shieh, M-D & Wu, CH 1999, Area-efficient versatile Reed-Solomon decoder for ADSL. in Proceedings - IEEE International Symposium on Circuits and Systems. Proceedings - IEEE International Symposium on Circuits and Systems, vol. 1, IEEE, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99, Orlando, FL, USA, 99-05-30.

Area-efficient versatile Reed-Solomon decoder for ADSL. / Huang, Jin Chuan; Wu, Chien Ming; Shieh, Ming-Der; Wu, Chien Hsing.

Proceedings - IEEE International Symposium on Circuits and Systems. IEEE, 1999. (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 1).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Area-efficient versatile Reed-Solomon decoder for ADSL

AU - Huang, Jin Chuan

AU - Wu, Chien Ming

AU - Shieh, Ming-Der

AU - Wu, Chien Hsing

PY - 1999/1/1

Y1 - 1999/1/1

N2 - We present an area-efficient, bit-serial VLSI architecture for the t-error-correcting, (n, k)-scalable Reed-Solomon (RS) decoder in GF(2m) based on the modified Euclidean algorithm. With its ability to support a variety of (n, k) RS codes, this RS decoder is suitable for applications such as the asymmetric digital subscriber line (ADSL) and cable modems.

AB - We present an area-efficient, bit-serial VLSI architecture for the t-error-correcting, (n, k)-scalable Reed-Solomon (RS) decoder in GF(2m) based on the modified Euclidean algorithm. With its ability to support a variety of (n, k) RS codes, this RS decoder is suitable for applications such as the asymmetric digital subscriber line (ADSL) and cable modems.

UR - http://www.scopus.com/inward/record.url?scp=0000675940&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0000675940&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0780354729

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - IEEE

ER -

Huang JC, Wu CM, Shieh M-D, Wu CH. Area-efficient versatile Reed-Solomon decoder for ADSL. In Proceedings - IEEE International Symposium on Circuits and Systems. IEEE. 1999. (Proceedings - IEEE International Symposium on Circuits and Systems).