Assessment of structure variation in silicon nanowire FETs and impact on SRAM

Yi Bo Liao; Meng Hsueh Chiang; Keunwoo Kim; Wei Chou Hsu

doi:10.1016/j.mejo.2011.12.002

Assessment of structure variation in silicon nanowire FETs and impact on SRAM

Yi Bo Liao, Meng Hsueh Chiang, Keunwoo Kim, Wei Chou Hsu

Research output: Contribution to journal › Article › peer-review

7 Citations (Scopus)

Abstract

Impact of device structure variability of silicon nanowire FETs is assessed and SRAM design implication is presented based on 3-D numerical simulation. Both the conventional and junctionless nanowire FETs are shown to be sensitive to structural variation whereas the former is more tolerable. Both the circular wire and non-circular wire cases for feasible SRAM design with a focus on read/write noise margin are included in our study.

Original language	English
Pages (from-to)	300-304
Number of pages	5
Journal	Microelectronics Journal
Volume	43
Issue number	5
DOIs	https://doi.org/10.1016/j.mejo.2011.12.002
Publication status	Published - 2012 May

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Atomic and Molecular Physics, and Optics
Condensed Matter Physics
Surfaces, Coatings and Films
Electrical and Electronic Engineering

Access to Document

10.1016/j.mejo.2011.12.002

Fingerprint Dive into the research topics of 'Assessment of structure variation in silicon nanowire FETs and impact on SRAM'. Together they form a unique fingerprint.

Cite this

@article{de0749f687b64d918f911b7b2ff3b437,

title = "Assessment of structure variation in silicon nanowire FETs and impact on SRAM",

abstract = "Impact of device structure variability of silicon nanowire FETs is assessed and SRAM design implication is presented based on 3-D numerical simulation. Both the conventional and junctionless nanowire FETs are shown to be sensitive to structural variation whereas the former is more tolerable. Both the circular wire and non-circular wire cases for feasible SRAM design with a focus on read/write noise margin are included in our study.",

author = "Liao, {Yi Bo} and Chiang, {Meng Hsueh} and Keunwoo Kim and Hsu, {Wei Chou}",

note = "Funding Information: Authors would like to thank the National Science Council of Taiwan for financial support under contract NSC100-2628-E-197-003-MY2 and National Center for High-performance Computing ( NCHC ) for technical support. ",

year = "2012",

month = may,

doi = "10.1016/j.mejo.2011.12.002",

language = "English",

volume = "43",

pages = "300--304",

journal = "Microelectronics Journal",

issn = "0959-8324",

publisher = "Elsevier BV",

number = "5",

}

TY - JOUR

T1 - Assessment of structure variation in silicon nanowire FETs and impact on SRAM

AU - Liao, Yi Bo

AU - Chiang, Meng Hsueh

AU - Kim, Keunwoo

AU - Hsu, Wei Chou

N1 - Funding Information: Authors would like to thank the National Science Council of Taiwan for financial support under contract NSC100-2628-E-197-003-MY2 and National Center for High-performance Computing ( NCHC ) for technical support.

PY - 2012/5

Y1 - 2012/5

N2 - Impact of device structure variability of silicon nanowire FETs is assessed and SRAM design implication is presented based on 3-D numerical simulation. Both the conventional and junctionless nanowire FETs are shown to be sensitive to structural variation whereas the former is more tolerable. Both the circular wire and non-circular wire cases for feasible SRAM design with a focus on read/write noise margin are included in our study.

AB - Impact of device structure variability of silicon nanowire FETs is assessed and SRAM design implication is presented based on 3-D numerical simulation. Both the conventional and junctionless nanowire FETs are shown to be sensitive to structural variation whereas the former is more tolerable. Both the circular wire and non-circular wire cases for feasible SRAM design with a focus on read/write noise margin are included in our study.

UR - http://www.scopus.com/inward/record.url?scp=84858706978&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84858706978&partnerID=8YFLogxK

U2 - 10.1016/j.mejo.2011.12.002

DO - 10.1016/j.mejo.2011.12.002

M3 - Article

AN - SCOPUS:84858706978

VL - 43

SP - 300

EP - 304

JO - Microelectronics Journal

JF - Microelectronics Journal

SN - 0959-8324

IS - 5

ER -