Automated synthesis of discrete-time sigma-delta modulators from system architecture to circuit netlist

Shuenn-Yuh Lee, Chih Yuan Chen, Jia Hua Hong, Rong Guey Chang, Mark Po-Hung Lin

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

A synthesis tool consisting of coefficient synthesis of architecture, circuit specifications synthesis, and CMOS operational-amplifier (op-amp) synthesis for discrete-time sigma-delta modulators (SDMs) is presented. In circuit specifications synthesis, several major circuit non-idealities are discussed and modeled. A precise performance prediction with a new design flow of specification synthesis is proposed. A hybrid design methodology composed of equation-based and simulation-based approaches for synthesizing fully differential two-stage and folded-cascode op-amps in 0.35μm technology is also presented. Experimental results show that the peak signal-to-noise and distortion ratio (PSNDR) of the fourth-order feed-forward (FF) SDM with an oversampling ratio (OSR) of 64 and a bandwidth of 20 KHz estimated by the proposed synthesis tool is 94.19 dB, and the result of the circuit simulation with folded-cascode op-amp is 93.03 dB. The estimated PSNDR of the third-order multiple-feedback (MF) SDM with an OSR of 32 and a bandwidth of 256 KHz is 59.52 dB, and the HSPICE simulation result is 55.39 dB.

Original languageEnglish
Pages (from-to)347-357
Number of pages11
JournalMicroelectronics Journal
Volume42
Issue number2
DOIs
Publication statusPublished - 2011 Feb 1

Fingerprint

Modulators
modulators
Networks (circuits)
synthesis
Operational amplifiers
specifications
operational amplifiers
Specifications
bandwidth
Bandwidth
performance prediction
simulation
Circuit simulation
CMOS
methodology
Feedback
coefficients

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics
  • Surfaces, Coatings and Films
  • Electrical and Electronic Engineering

Cite this

Lee, Shuenn-Yuh ; Chen, Chih Yuan ; Hong, Jia Hua ; Chang, Rong Guey ; Po-Hung Lin, Mark. / Automated synthesis of discrete-time sigma-delta modulators from system architecture to circuit netlist. In: Microelectronics Journal. 2011 ; Vol. 42, No. 2. pp. 347-357.
@article{16053af97bae480ebc7c1ec4ef6760f1,
title = "Automated synthesis of discrete-time sigma-delta modulators from system architecture to circuit netlist",
abstract = "A synthesis tool consisting of coefficient synthesis of architecture, circuit specifications synthesis, and CMOS operational-amplifier (op-amp) synthesis for discrete-time sigma-delta modulators (SDMs) is presented. In circuit specifications synthesis, several major circuit non-idealities are discussed and modeled. A precise performance prediction with a new design flow of specification synthesis is proposed. A hybrid design methodology composed of equation-based and simulation-based approaches for synthesizing fully differential two-stage and folded-cascode op-amps in 0.35μm technology is also presented. Experimental results show that the peak signal-to-noise and distortion ratio (PSNDR) of the fourth-order feed-forward (FF) SDM with an oversampling ratio (OSR) of 64 and a bandwidth of 20 KHz estimated by the proposed synthesis tool is 94.19 dB, and the result of the circuit simulation with folded-cascode op-amp is 93.03 dB. The estimated PSNDR of the third-order multiple-feedback (MF) SDM with an OSR of 32 and a bandwidth of 256 KHz is 59.52 dB, and the HSPICE simulation result is 55.39 dB.",
author = "Shuenn-Yuh Lee and Chen, {Chih Yuan} and Hong, {Jia Hua} and Chang, {Rong Guey} and {Po-Hung Lin}, Mark",
year = "2011",
month = "2",
day = "1",
doi = "10.1016/j.mejo.2010.11.004",
language = "English",
volume = "42",
pages = "347--357",
journal = "Microelectronics Journal",
issn = "0959-8324",
publisher = "Elsevier BV",
number = "2",

}

Automated synthesis of discrete-time sigma-delta modulators from system architecture to circuit netlist. / Lee, Shuenn-Yuh; Chen, Chih Yuan; Hong, Jia Hua; Chang, Rong Guey; Po-Hung Lin, Mark.

In: Microelectronics Journal, Vol. 42, No. 2, 01.02.2011, p. 347-357.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Automated synthesis of discrete-time sigma-delta modulators from system architecture to circuit netlist

AU - Lee, Shuenn-Yuh

AU - Chen, Chih Yuan

AU - Hong, Jia Hua

AU - Chang, Rong Guey

AU - Po-Hung Lin, Mark

PY - 2011/2/1

Y1 - 2011/2/1

N2 - A synthesis tool consisting of coefficient synthesis of architecture, circuit specifications synthesis, and CMOS operational-amplifier (op-amp) synthesis for discrete-time sigma-delta modulators (SDMs) is presented. In circuit specifications synthesis, several major circuit non-idealities are discussed and modeled. A precise performance prediction with a new design flow of specification synthesis is proposed. A hybrid design methodology composed of equation-based and simulation-based approaches for synthesizing fully differential two-stage and folded-cascode op-amps in 0.35μm technology is also presented. Experimental results show that the peak signal-to-noise and distortion ratio (PSNDR) of the fourth-order feed-forward (FF) SDM with an oversampling ratio (OSR) of 64 and a bandwidth of 20 KHz estimated by the proposed synthesis tool is 94.19 dB, and the result of the circuit simulation with folded-cascode op-amp is 93.03 dB. The estimated PSNDR of the third-order multiple-feedback (MF) SDM with an OSR of 32 and a bandwidth of 256 KHz is 59.52 dB, and the HSPICE simulation result is 55.39 dB.

AB - A synthesis tool consisting of coefficient synthesis of architecture, circuit specifications synthesis, and CMOS operational-amplifier (op-amp) synthesis for discrete-time sigma-delta modulators (SDMs) is presented. In circuit specifications synthesis, several major circuit non-idealities are discussed and modeled. A precise performance prediction with a new design flow of specification synthesis is proposed. A hybrid design methodology composed of equation-based and simulation-based approaches for synthesizing fully differential two-stage and folded-cascode op-amps in 0.35μm technology is also presented. Experimental results show that the peak signal-to-noise and distortion ratio (PSNDR) of the fourth-order feed-forward (FF) SDM with an oversampling ratio (OSR) of 64 and a bandwidth of 20 KHz estimated by the proposed synthesis tool is 94.19 dB, and the result of the circuit simulation with folded-cascode op-amp is 93.03 dB. The estimated PSNDR of the third-order multiple-feedback (MF) SDM with an OSR of 32 and a bandwidth of 256 KHz is 59.52 dB, and the HSPICE simulation result is 55.39 dB.

UR - http://www.scopus.com/inward/record.url?scp=79551501313&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79551501313&partnerID=8YFLogxK

U2 - 10.1016/j.mejo.2010.11.004

DO - 10.1016/j.mejo.2010.11.004

M3 - Article

AN - SCOPUS:79551501313

VL - 42

SP - 347

EP - 357

JO - Microelectronics Journal

JF - Microelectronics Journal

SN - 0959-8324

IS - 2

ER -