Automatic generation of memory built-in self-test cores for system-on-chip

Kuo Liang Cheng, Chia Ming Hsueh, Jing Reng Huang, Jen Chieh Yeh, Chih Tsun Huang, Cheng W. Wu

Research output: Contribution to journalConference articlepeer-review

20 Citations (Scopus)

Abstract

Memory testing is becoming the dominant factor in testing a system-on-chip (SOC), with the rapid growth of the size and density of embedded memories. To minimize the test effort, we present an automatic generation framework of memory built-in self-test (BIST) cores for SOC designs. The BIST generation framework is a much improved one of our previous work. Test integration of heterogeneous memory architectures and clusters of memories are focused. The automatic test grouping and scheduling optimize the overhead in test time, performance, power consumption, etc. Furthermore, with our novel BIST architecture, the BIST cores can be accessed via an on-chip bus interface (e.g., AMBA), which eases the control of testing and diagnosis in a typical SOC scenario. With a configurable and extensible architecture, the proposed framework facilitates easy memory test integration for core providers as well as system integrators.

Original languageEnglish
Pages (from-to)91-96
Number of pages6
JournalProceedings of the Asian Test Symposium
Publication statusPublished - 2001 Dec 1
EventProceedings of the 10th Asian Test Symposium - Kyoto, Japan
Duration: 2001 Nov 192001 Nov 21

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Media Technology

Fingerprint Dive into the research topics of 'Automatic generation of memory built-in self-test cores for system-on-chip'. Together they form a unique fingerprint.

Cite this