Autonomous Testing for 3D-ICs with IEEE Std. 1687

Jin Cun Ye; Michael A. Kochte; Kuen Jong Lee; Hans Joachim Wunderlich

doi:10.1109/ATS.2016.56

Autonomous Testing for 3D-ICs with IEEE Std. 1687

Jin Cun Ye, Michael A. Kochte, Kuen Jong Lee, Hans Joachim Wunderlich

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

IEEE Std. 1687, or IJTAG, defines flexible serial scan-based architectures for accessing embedded instruments efficiently. In this paper, we present a novel test architecture that employs IEEE Std. 1687 together with an efficient test controller to carry out 3D-IC testing autonomously. The test controller can deliver parallel test data for the IEEE Std. 1687 structures and the cores under test, and provide required control signals to control the whole test procedure. This design can achieve at-speed, autonomous and programmable testing in 3D-ICs. Experimental results show that the additional area and test cycle overhead of this architecture is small considering its autonomous test capability.

Original language	English
Title of host publication	Proceedings - 2016 IEEE 25th Asian Test Symposium, ATS 2016
Publisher	IEEE Computer Society
Pages	215-220
Number of pages	6
ISBN (Electronic)	9781509038084
DOIs	https://doi.org/10.1109/ATS.2016.56
Publication status	Published - 2016 Dec 22
Event	25th IEEE Asian Test Symposium, ATS 2016 - Hiroshima, Japan Duration: 2016 Nov 21 → 2016 Nov 24

Publication series

Name	Proceedings of the Asian Test Symposium
ISSN (Print)	1081-7735

Other

Other	25th IEEE Asian Test Symposium, ATS 2016
Country/Territory	Japan
City	Hiroshima
Period	16-11-21 → 16-11-24

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/ATS.2016.56

Cite this

@inproceedings{c255a892179e46188dc7c5bc29b7fdd2,

title = "Autonomous Testing for 3D-ICs with IEEE Std. 1687",

abstract = "IEEE Std. 1687, or IJTAG, defines flexible serial scan-based architectures for accessing embedded instruments efficiently. In this paper, we present a novel test architecture that employs IEEE Std. 1687 together with an efficient test controller to carry out 3D-IC testing autonomously. The test controller can deliver parallel test data for the IEEE Std. 1687 structures and the cores under test, and provide required control signals to control the whole test procedure. This design can achieve at-speed, autonomous and programmable testing in 3D-ICs. Experimental results show that the additional area and test cycle overhead of this architecture is small considering its autonomous test capability.",

author = "Ye, {Jin Cun} and Kochte, {Michael A.} and Lee, {Kuen Jong} and Wunderlich, {Hans Joachim}",

note = "Publisher Copyright: {\textcopyright} 2016 IEEE. Copyright: Copyright 2017 Elsevier B.V., All rights reserved.; 25th IEEE Asian Test Symposium, ATS 2016 ; Conference date: 21-11-2016 Through 24-11-2016",

year = "2016",

month = dec,

day = "22",

doi = "10.1109/ATS.2016.56",

language = "English",

series = "Proceedings of the Asian Test Symposium",

publisher = "IEEE Computer Society",

pages = "215--220",

booktitle = "Proceedings - 2016 IEEE 25th Asian Test Symposium, ATS 2016",

address = "United States",

}

TY - GEN

T1 - Autonomous Testing for 3D-ICs with IEEE Std. 1687

AU - Ye, Jin Cun

AU - Kochte, Michael A.

AU - Lee, Kuen Jong

AU - Wunderlich, Hans Joachim

PY - 2016/12/22

Y1 - 2016/12/22

N2 - IEEE Std. 1687, or IJTAG, defines flexible serial scan-based architectures for accessing embedded instruments efficiently. In this paper, we present a novel test architecture that employs IEEE Std. 1687 together with an efficient test controller to carry out 3D-IC testing autonomously. The test controller can deliver parallel test data for the IEEE Std. 1687 structures and the cores under test, and provide required control signals to control the whole test procedure. This design can achieve at-speed, autonomous and programmable testing in 3D-ICs. Experimental results show that the additional area and test cycle overhead of this architecture is small considering its autonomous test capability.

AB - IEEE Std. 1687, or IJTAG, defines flexible serial scan-based architectures for accessing embedded instruments efficiently. In this paper, we present a novel test architecture that employs IEEE Std. 1687 together with an efficient test controller to carry out 3D-IC testing autonomously. The test controller can deliver parallel test data for the IEEE Std. 1687 structures and the cores under test, and provide required control signals to control the whole test procedure. This design can achieve at-speed, autonomous and programmable testing in 3D-ICs. Experimental results show that the additional area and test cycle overhead of this architecture is small considering its autonomous test capability.

UR - http://www.scopus.com/inward/record.url?scp=85010210739&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010210739&partnerID=8YFLogxK

U2 - 10.1109/ATS.2016.56

DO - 10.1109/ATS.2016.56

M3 - Conference contribution

AN - SCOPUS:85010210739

T3 - Proceedings of the Asian Test Symposium

SP - 215

EP - 220

BT - Proceedings - 2016 IEEE 25th Asian Test Symposium, ATS 2016

PB - IEEE Computer Society

T2 - 25th IEEE Asian Test Symposium, ATS 2016

Y2 - 21 November 2016 through 24 November 2016

ER -

Autonomous Testing for 3D-ICs with IEEE Std. 1687

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this