BIST-based diagnosis scheme for field programmable gate array interconnect delay faults

Y. L. Peng, C. W. Wu, J. J. Liou, C. T. Huang

Research output: Contribution to journalArticlepeer-review

3 Citations (Scopus)

Abstract

A new built-in self-test (BIST)-based diagnosis scheme for field programmable gate array (FPGA) interconnect delay faults is proposed. Faulty paths can be located after configuring the output response analyser of the BIST circuit as a scan chain. By analysing these faulty paths, segment fault candidates can be obtained. The proposed diagnosis scheme can find effective test paths to locate faulty segment candidates. Experimental results for an island-style FPGA show high diagnosis resolution in locating the faulty paths, under single- and double-fault models caused by single and double defects, respectively.

Original languageEnglish
Pages (from-to)716-723
Number of pages8
JournalIET Computers and Digital Techniques
Volume1
Issue number6
DOIs
Publication statusPublished - 2007 Nov 5

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'BIST-based diagnosis scheme for field programmable gate array interconnect delay faults'. Together they form a unique fingerprint.

Cite this