Built-In Test and Diagnosis for TSVs with Different Placement Topologies and Crosstalk Impact Ranges

Wen Hsuan Hsu, Michael Andreas Kochte, Kuen Jong Lee

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Through silicon vias (TSVs) play an important role in 3-D chip integration. Effective and efficient testing for correct operation of TSVs is essential for 3-D integrated circuit design. This paper addresses the post-bond test and diagnosis of crosstalk faults among TSVs considering different impact ranges, and proposes a TSV grouping method for rectangular and hexagonal TSV placements such that as many TSVs as possible are tested simultaneously. Based on the results of the TSV grouping, we implement a high-efficiency, low-area-overhead TSV test architecture that reuses the existing boundary scan or IEEE 1500 wrapper cells typically present for prebond testing. Experimental results show the short test and diagnosis time as well as the low area overhead of the proposed test architecture.

Original languageEnglish
Pages (from-to)1004-1017
Number of pages14
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume36
Issue number6
DOIs
Publication statusPublished - 2017 Jun

Fingerprint

Crosstalk
Topology
Silicon
Testing

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{2454e522fe1b4e98bc2a368d28525dd1,
title = "Built-In Test and Diagnosis for TSVs with Different Placement Topologies and Crosstalk Impact Ranges",
abstract = "Through silicon vias (TSVs) play an important role in 3-D chip integration. Effective and efficient testing for correct operation of TSVs is essential for 3-D integrated circuit design. This paper addresses the post-bond test and diagnosis of crosstalk faults among TSVs considering different impact ranges, and proposes a TSV grouping method for rectangular and hexagonal TSV placements such that as many TSVs as possible are tested simultaneously. Based on the results of the TSV grouping, we implement a high-efficiency, low-area-overhead TSV test architecture that reuses the existing boundary scan or IEEE 1500 wrapper cells typically present for prebond testing. Experimental results show the short test and diagnosis time as well as the low area overhead of the proposed test architecture.",
author = "Hsu, {Wen Hsuan} and Kochte, {Michael Andreas} and Lee, {Kuen Jong}",
year = "2017",
month = "6",
doi = "10.1109/TCAD.2016.2613928",
language = "English",
volume = "36",
pages = "1004--1017",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

Built-In Test and Diagnosis for TSVs with Different Placement Topologies and Crosstalk Impact Ranges. / Hsu, Wen Hsuan; Kochte, Michael Andreas; Lee, Kuen Jong.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 36, No. 6, 06.2017, p. 1004-1017.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Built-In Test and Diagnosis for TSVs with Different Placement Topologies and Crosstalk Impact Ranges

AU - Hsu, Wen Hsuan

AU - Kochte, Michael Andreas

AU - Lee, Kuen Jong

PY - 2017/6

Y1 - 2017/6

N2 - Through silicon vias (TSVs) play an important role in 3-D chip integration. Effective and efficient testing for correct operation of TSVs is essential for 3-D integrated circuit design. This paper addresses the post-bond test and diagnosis of crosstalk faults among TSVs considering different impact ranges, and proposes a TSV grouping method for rectangular and hexagonal TSV placements such that as many TSVs as possible are tested simultaneously. Based on the results of the TSV grouping, we implement a high-efficiency, low-area-overhead TSV test architecture that reuses the existing boundary scan or IEEE 1500 wrapper cells typically present for prebond testing. Experimental results show the short test and diagnosis time as well as the low area overhead of the proposed test architecture.

AB - Through silicon vias (TSVs) play an important role in 3-D chip integration. Effective and efficient testing for correct operation of TSVs is essential for 3-D integrated circuit design. This paper addresses the post-bond test and diagnosis of crosstalk faults among TSVs considering different impact ranges, and proposes a TSV grouping method for rectangular and hexagonal TSV placements such that as many TSVs as possible are tested simultaneously. Based on the results of the TSV grouping, we implement a high-efficiency, low-area-overhead TSV test architecture that reuses the existing boundary scan or IEEE 1500 wrapper cells typically present for prebond testing. Experimental results show the short test and diagnosis time as well as the low area overhead of the proposed test architecture.

UR - http://www.scopus.com/inward/record.url?scp=85027530689&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85027530689&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2016.2613928

DO - 10.1109/TCAD.2016.2613928

M3 - Article

AN - SCOPUS:85027530689

VL - 36

SP - 1004

EP - 1017

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 6

ER -