Characteristics enhancement of a GaAs based heterostructure field-effect transistor with an electrophoretic deposition (EPD) surface treated gate structure

Chun Chia Chen, Huey Ing Chen, I. Ping Liu, Po Cheng Chou, Jian Kai Liou, Yu Ting Tsai, Wen Chau Liu

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

A Pt/AlGaAs/InGaAs/GaAs heterostructure field-effect transistor (HFET), prepared by an electrophoretic deposition (EPD) approach on gate Schottky contact region, is fabricated and studied. The EPD-based Pt-gates with three different molar ratios (ω 0 ) are examined by scanning electron microscopy (SEM) image. Good Pt-gate coverage with effective reduction of thermal-induced defects at Pt/AlGaAs interface is achieved through a low temperature EPD approach. Experimentally, for a gate dimension of 1 μm × 100 μm, a lower gate current of 1.9 × 10 -2 mA/mm, a higher turn-on voltage of 0.85 V, a higher maximum drain saturation current of 319.3 mA/mm, and a higher maximum extrinsic transconductance of 146.8 mS/mm are obtained for an EPD-based HFET at 300 K. Moreover, comparable microwave characteristics of an EPD-based HFET are demonstrated at different temperature ambiences. Therefore, based on the improved DC performance and inherent benefits of low cost, simple apparatus, flexible deposition on varied substrates, and adjustable alloy grain size, the proposed EPD approach shows the promise to fabricate high-performance electronic devices.

Original languageEnglish
Pages (from-to)120-126
Number of pages7
JournalApplied Surface Science
Volume341
DOIs
Publication statusPublished - 2015 Jun 30

Fingerprint

High electron mobility transistors
field effect transistors
augmentation
aluminum gallium arsenides
ambience
Transconductance
transconductance
gallium arsenide
electric contacts
grain size
direct current
Microwaves
saturation
microwaves
Temperature
Defects
Scanning electron microscopy
scanning electron microscopy
defects
Electric potential

All Science Journal Classification (ASJC) codes

  • Chemistry(all)
  • Condensed Matter Physics
  • Physics and Astronomy(all)
  • Surfaces and Interfaces
  • Surfaces, Coatings and Films

Cite this

@article{853f6516dd9e4d88bb56de06b64a17df,
title = "Characteristics enhancement of a GaAs based heterostructure field-effect transistor with an electrophoretic deposition (EPD) surface treated gate structure",
abstract = "A Pt/AlGaAs/InGaAs/GaAs heterostructure field-effect transistor (HFET), prepared by an electrophoretic deposition (EPD) approach on gate Schottky contact region, is fabricated and studied. The EPD-based Pt-gates with three different molar ratios (ω 0 ) are examined by scanning electron microscopy (SEM) image. Good Pt-gate coverage with effective reduction of thermal-induced defects at Pt/AlGaAs interface is achieved through a low temperature EPD approach. Experimentally, for a gate dimension of 1 μm × 100 μm, a lower gate current of 1.9 × 10 -2 mA/mm, a higher turn-on voltage of 0.85 V, a higher maximum drain saturation current of 319.3 mA/mm, and a higher maximum extrinsic transconductance of 146.8 mS/mm are obtained for an EPD-based HFET at 300 K. Moreover, comparable microwave characteristics of an EPD-based HFET are demonstrated at different temperature ambiences. Therefore, based on the improved DC performance and inherent benefits of low cost, simple apparatus, flexible deposition on varied substrates, and adjustable alloy grain size, the proposed EPD approach shows the promise to fabricate high-performance electronic devices.",
author = "Chen, {Chun Chia} and Chen, {Huey Ing} and Liu, {I. Ping} and Chou, {Po Cheng} and Liou, {Jian Kai} and Tsai, {Yu Ting} and Liu, {Wen Chau}",
year = "2015",
month = "6",
day = "30",
doi = "10.1016/j.apsusc.2015.03.016",
language = "English",
volume = "341",
pages = "120--126",
journal = "Applied Surface Science",
issn = "0169-4332",
publisher = "Elsevier",

}

Characteristics enhancement of a GaAs based heterostructure field-effect transistor with an electrophoretic deposition (EPD) surface treated gate structure. / Chen, Chun Chia; Chen, Huey Ing; Liu, I. Ping; Chou, Po Cheng; Liou, Jian Kai; Tsai, Yu Ting; Liu, Wen Chau.

In: Applied Surface Science, Vol. 341, 30.06.2015, p. 120-126.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Characteristics enhancement of a GaAs based heterostructure field-effect transistor with an electrophoretic deposition (EPD) surface treated gate structure

AU - Chen, Chun Chia

AU - Chen, Huey Ing

AU - Liu, I. Ping

AU - Chou, Po Cheng

AU - Liou, Jian Kai

AU - Tsai, Yu Ting

AU - Liu, Wen Chau

PY - 2015/6/30

Y1 - 2015/6/30

N2 - A Pt/AlGaAs/InGaAs/GaAs heterostructure field-effect transistor (HFET), prepared by an electrophoretic deposition (EPD) approach on gate Schottky contact region, is fabricated and studied. The EPD-based Pt-gates with three different molar ratios (ω 0 ) are examined by scanning electron microscopy (SEM) image. Good Pt-gate coverage with effective reduction of thermal-induced defects at Pt/AlGaAs interface is achieved through a low temperature EPD approach. Experimentally, for a gate dimension of 1 μm × 100 μm, a lower gate current of 1.9 × 10 -2 mA/mm, a higher turn-on voltage of 0.85 V, a higher maximum drain saturation current of 319.3 mA/mm, and a higher maximum extrinsic transconductance of 146.8 mS/mm are obtained for an EPD-based HFET at 300 K. Moreover, comparable microwave characteristics of an EPD-based HFET are demonstrated at different temperature ambiences. Therefore, based on the improved DC performance and inherent benefits of low cost, simple apparatus, flexible deposition on varied substrates, and adjustable alloy grain size, the proposed EPD approach shows the promise to fabricate high-performance electronic devices.

AB - A Pt/AlGaAs/InGaAs/GaAs heterostructure field-effect transistor (HFET), prepared by an electrophoretic deposition (EPD) approach on gate Schottky contact region, is fabricated and studied. The EPD-based Pt-gates with three different molar ratios (ω 0 ) are examined by scanning electron microscopy (SEM) image. Good Pt-gate coverage with effective reduction of thermal-induced defects at Pt/AlGaAs interface is achieved through a low temperature EPD approach. Experimentally, for a gate dimension of 1 μm × 100 μm, a lower gate current of 1.9 × 10 -2 mA/mm, a higher turn-on voltage of 0.85 V, a higher maximum drain saturation current of 319.3 mA/mm, and a higher maximum extrinsic transconductance of 146.8 mS/mm are obtained for an EPD-based HFET at 300 K. Moreover, comparable microwave characteristics of an EPD-based HFET are demonstrated at different temperature ambiences. Therefore, based on the improved DC performance and inherent benefits of low cost, simple apparatus, flexible deposition on varied substrates, and adjustable alloy grain size, the proposed EPD approach shows the promise to fabricate high-performance electronic devices.

UR - http://www.scopus.com/inward/record.url?scp=84926364422&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84926364422&partnerID=8YFLogxK

U2 - 10.1016/j.apsusc.2015.03.016

DO - 10.1016/j.apsusc.2015.03.016

M3 - Article

AN - SCOPUS:84926364422

VL - 341

SP - 120

EP - 126

JO - Applied Surface Science

JF - Applied Surface Science

SN - 0169-4332

ER -