Characteristics of lock-in thermography signal from solder bump cracking in wafer-level chip scale packaging for internet of things applications

I. Chih Wu, Yu Jung Huang, Min Haw Wang, Ling Sheng Jang

Research output: Contribution to journalArticle

Abstract

Internet of Things (IoT) devices are increasingly incorporating miniature multilayered integrated architectures. However, the localization of faults in the interconnection of solder bumps remains challenging. The problem of solder bump cracking (SBC), which causes failure of interconnections subjected to evaluation of board-level reliability (BLR) in wafer-level chip scale packaging (WLCSP) for IoT applications, is studied. Lock-in thermography (LIT) monitoring is a promising method for failure analysis (FA) of SBC. This method makes use of indium-antimonide (InSb) as the infrared (IR) sensor. In this study, we characterized the drop test behavior of WLCSP and the critical units located at the printed circuit board (PCB) center. LIT is shown to enable the detection of the fault location between the IoT chip and PCB in complex daisy chain interconnections, and more accurate detection as a result of applying LIT to thermal imaging for the resistive openings of SBC is discussed. The experimental results show that the employment of LIT enhances the visibility of the resistive openings. The analysis method can also be extended to shorts or leakage currents in thermally active failures, especially in packaged semiconductors.

Original languageEnglish
Pages (from-to)833-843
Number of pages11
JournalSensors and Materials
Volume30
Issue number4
DOIs
Publication statusPublished - 2018 Jan 1

All Science Journal Classification (ASJC) codes

  • Instrumentation
  • Materials Science(all)

Fingerprint Dive into the research topics of 'Characteristics of lock-in thermography signal from solder bump cracking in wafer-level chip scale packaging for internet of things applications'. Together they form a unique fingerprint.

  • Cite this