Characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation depths

Chin Rung Yan; Jone F. Chen; Ya Jui Lee; Wei Shiang Huang; Meng Ju Huang; Chih Yuan Chen; Ying Chia Lin; Kuei Fen Chang; Huei Haurng Chen

doi:10.7567/JJAP.52.11NA06

Characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation depths

Chin Rung Yan, Jone F. Chen, Ya Jui Lee, Wei Shiang Huang, Meng Ju Huang, Chih Yuan Chen, Ying Chia Lin, Kuei Fen Chang, Huei Haurng Chen

Institute of Microelectronics

Research output: Contribution to journal › Article › peer-review

Abstract

The program efficiency and endurance characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation (SASTI) depths are investigated. Although a large SA-STI depth improves the neighboring floating gate coupling issue and gate coupling ratio, a low program efficiency is also introduced. In addition, lower endurance characteristics are observed in the device with a large SA-STI depth than in the device with a small SA-STI depth. The mechanisms underlying such unfavorable results are discussed on the basis of experimental data and technology computer-aided design simulations.

Original language	English
Article number	11NA06
Journal	Japanese journal of applied physics
Volume	52
Issue number	11 PART 2
DOIs	https://doi.org/10.7567/JJAP.52.11NA06
Publication status	Published - 2013 Nov

All Science Journal Classification (ASJC) codes

General Engineering
General Physics and Astronomy

Access to Document

10.7567/JJAP.52.11NA06

Cite this

@article{9f63e02db9164f4db93e4c07f49002ac,

title = "Characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation depths",

abstract = "The program efficiency and endurance characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation (SASTI) depths are investigated. Although a large SA-STI depth improves the neighboring floating gate coupling issue and gate coupling ratio, a low program efficiency is also introduced. In addition, lower endurance characteristics are observed in the device with a large SA-STI depth than in the device with a small SA-STI depth. The mechanisms underlying such unfavorable results are discussed on the basis of experimental data and technology computer-aided design simulations.",

author = "Yan, {Chin Rung} and Chen, {Jone F.} and Lee, {Ya Jui} and Huang, {Wei Shiang} and Huang, {Meng Ju} and Chen, {Chih Yuan} and Lin, {Ying Chia} and Chang, {Kuei Fen} and Chen, {Huei Haurng}",

year = "2013",

month = nov,

doi = "10.7567/JJAP.52.11NA06",

language = "English",

volume = "52",

journal = "Japanese journal of applied physics",

issn = "0021-4922",

number = "11 PART 2",

}

TY - JOUR

T1 - Characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation depths

AU - Yan, Chin Rung

AU - Chen, Jone F.

AU - Lee, Ya Jui

AU - Huang, Wei Shiang

AU - Huang, Meng Ju

AU - Chen, Chih Yuan

AU - Lin, Ying Chia

AU - Chang, Kuei Fen

AU - Chen, Huei Haurng

PY - 2013/11

Y1 - 2013/11

N2 - The program efficiency and endurance characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation (SASTI) depths are investigated. Although a large SA-STI depth improves the neighboring floating gate coupling issue and gate coupling ratio, a low program efficiency is also introduced. In addition, lower endurance characteristics are observed in the device with a large SA-STI depth than in the device with a small SA-STI depth. The mechanisms underlying such unfavorable results are discussed on the basis of experimental data and technology computer-aided design simulations.

AB - The program efficiency and endurance characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation (SASTI) depths are investigated. Although a large SA-STI depth improves the neighboring floating gate coupling issue and gate coupling ratio, a low program efficiency is also introduced. In addition, lower endurance characteristics are observed in the device with a large SA-STI depth than in the device with a small SA-STI depth. The mechanisms underlying such unfavorable results are discussed on the basis of experimental data and technology computer-aided design simulations.

UR - http://www.scopus.com/inward/record.url?scp=84889020508&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84889020508&partnerID=8YFLogxK

U2 - 10.7567/JJAP.52.11NA06

DO - 10.7567/JJAP.52.11NA06

M3 - Article

AN - SCOPUS:84889020508

SN - 0021-4922

VL - 52

JO - Japanese journal of applied physics

JF - Japanese journal of applied physics

IS - 11 PART 2

M1 - 11NA06

ER -

Characteristics of sub-50nm NAND flash devices with various self-aligned shallow trench isolation depths

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this