Counter-based output selection for test response compaction

Wei Cheng Lien, Kuen-Jong Lee, Tong Yu Hsieh, Krishnendu Chakrabarty, Yu Hua Wu

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

Output selection is a recently proposed test response compaction method, where only a subset of output response bits is selected for observation. It can achieve zero aliasing, full X-tolerance, and high diagnosability. One critical issue for output selection is how to implement the selection hardware. In this paper, we present a counter-based output selection scheme that employs only a counter and a multiplexer, hence involving very small area overhead and simple test control. The proposed scheme is ATPG-independent and thus can easily be incorporated into a typical design flow. Two efficient output selection algorithms are presented to determine the desired output responses, one using a single counter operation for simpler test control and the other using more counter operations for achieving a better test-response reduction ratio. Experimental results show that for stuck-at faults in large ISCAS'89 and ITC'99 benchmark circuits, 48%-90% reduction ratios on test responses can be achieved with only one counter and one multiplexer employed. Even better results, i.e., 76%-95% reductions, can be obtained for transition faults. It is also shown that the diagnostic resolution of this method is almost the same as that achieved by observing all output responses.

Original languageEnglish
Article number6387700
Pages (from-to)152-164
Number of pages13
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume32
Issue number1
DOIs
Publication statusPublished - 2013 Jan 7

Fingerprint

Compaction
Hardware
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Lien, Wei Cheng ; Lee, Kuen-Jong ; Hsieh, Tong Yu ; Chakrabarty, Krishnendu ; Wu, Yu Hua. / Counter-based output selection for test response compaction. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2013 ; Vol. 32, No. 1. pp. 152-164.
@article{5bd776cdc03c4c2ab9ccc68864ae7eab,
title = "Counter-based output selection for test response compaction",
abstract = "Output selection is a recently proposed test response compaction method, where only a subset of output response bits is selected for observation. It can achieve zero aliasing, full X-tolerance, and high diagnosability. One critical issue for output selection is how to implement the selection hardware. In this paper, we present a counter-based output selection scheme that employs only a counter and a multiplexer, hence involving very small area overhead and simple test control. The proposed scheme is ATPG-independent and thus can easily be incorporated into a typical design flow. Two efficient output selection algorithms are presented to determine the desired output responses, one using a single counter operation for simpler test control and the other using more counter operations for achieving a better test-response reduction ratio. Experimental results show that for stuck-at faults in large ISCAS'89 and ITC'99 benchmark circuits, 48{\%}-90{\%} reduction ratios on test responses can be achieved with only one counter and one multiplexer employed. Even better results, i.e., 76{\%}-95{\%} reductions, can be obtained for transition faults. It is also shown that the diagnostic resolution of this method is almost the same as that achieved by observing all output responses.",
author = "Lien, {Wei Cheng} and Kuen-Jong Lee and Hsieh, {Tong Yu} and Krishnendu Chakrabarty and Wu, {Yu Hua}",
year = "2013",
month = "1",
day = "7",
doi = "10.1109/TCAD.2012.2214479",
language = "English",
volume = "32",
pages = "152--164",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

Counter-based output selection for test response compaction. / Lien, Wei Cheng; Lee, Kuen-Jong; Hsieh, Tong Yu; Chakrabarty, Krishnendu; Wu, Yu Hua.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 32, No. 1, 6387700, 07.01.2013, p. 152-164.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Counter-based output selection for test response compaction

AU - Lien, Wei Cheng

AU - Lee, Kuen-Jong

AU - Hsieh, Tong Yu

AU - Chakrabarty, Krishnendu

AU - Wu, Yu Hua

PY - 2013/1/7

Y1 - 2013/1/7

N2 - Output selection is a recently proposed test response compaction method, where only a subset of output response bits is selected for observation. It can achieve zero aliasing, full X-tolerance, and high diagnosability. One critical issue for output selection is how to implement the selection hardware. In this paper, we present a counter-based output selection scheme that employs only a counter and a multiplexer, hence involving very small area overhead and simple test control. The proposed scheme is ATPG-independent and thus can easily be incorporated into a typical design flow. Two efficient output selection algorithms are presented to determine the desired output responses, one using a single counter operation for simpler test control and the other using more counter operations for achieving a better test-response reduction ratio. Experimental results show that for stuck-at faults in large ISCAS'89 and ITC'99 benchmark circuits, 48%-90% reduction ratios on test responses can be achieved with only one counter and one multiplexer employed. Even better results, i.e., 76%-95% reductions, can be obtained for transition faults. It is also shown that the diagnostic resolution of this method is almost the same as that achieved by observing all output responses.

AB - Output selection is a recently proposed test response compaction method, where only a subset of output response bits is selected for observation. It can achieve zero aliasing, full X-tolerance, and high diagnosability. One critical issue for output selection is how to implement the selection hardware. In this paper, we present a counter-based output selection scheme that employs only a counter and a multiplexer, hence involving very small area overhead and simple test control. The proposed scheme is ATPG-independent and thus can easily be incorporated into a typical design flow. Two efficient output selection algorithms are presented to determine the desired output responses, one using a single counter operation for simpler test control and the other using more counter operations for achieving a better test-response reduction ratio. Experimental results show that for stuck-at faults in large ISCAS'89 and ITC'99 benchmark circuits, 48%-90% reduction ratios on test responses can be achieved with only one counter and one multiplexer employed. Even better results, i.e., 76%-95% reductions, can be obtained for transition faults. It is also shown that the diagnostic resolution of this method is almost the same as that achieved by observing all output responses.

UR - http://www.scopus.com/inward/record.url?scp=84871787571&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84871787571&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2012.2214479

DO - 10.1109/TCAD.2012.2214479

M3 - Article

AN - SCOPUS:84871787571

VL - 32

SP - 152

EP - 164

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 1

M1 - 6387700

ER -