Dataflow-Aware Macro Placement Based on Simulated Evolution Algorithm for Mixed-Size Designs

Jai Ming Lin, You Lun Deng, Ya Chu Yang, Jia Jian Chen, Po Chen Lu

Research output: Contribution to journalArticlepeer-review

Abstract

This article proposes a novel approach to handle macro placement. Previous works usually apply the simulated annealing (SA) algorithm to handle this problem. However, the SA-based approaches usually have difficulty in handling preplaced macros and require longer runtime. To resolve these problems, we propose a macro placement procedure based on the corner stitching data structure and then apply an efficient and effective simulated evolution algorithm to further refine placement results. In order to relieve local routing congestion, we propose to expand areas of movable macros according to the design hierarchy before applying the macro placement algorithm. Finally, we extend our macro placement methodology to consider dataflow constraint so that dataflow-related macros can be placed at close locations. The experimental results show that our approach obtains a better solution than a previous macro placement algorithm and a tool. Besides, placement quality can be further improved when the dataflow constraint is considered.

Original languageEnglish
Article number9360844
Pages (from-to)973-984
Number of pages12
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume29
Issue number5
DOIs
Publication statusPublished - 2021 May

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Dataflow-Aware Macro Placement Based on Simulated Evolution Algorithm for Mixed-Size Designs'. Together they form a unique fingerprint.

Cite this