DC and 1/f noise characteristics of strained-Si nMOSFETs using chemical-mechanical-polishing technique

Hau Yu Lin, San Lein Wu, Shoou-Jinn Chang, Cheng Wen Kuo, Yen Ping Wang, Shang Chao Hung

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Utilizing chemical-mechanical-polishing (CMP) technique to reduce oxide interface defects and roughness induced from SiGe virtual substrate in strained-Si nMOSFETs has been investigated. Due to the smoother SiO2/Si interface, an additional 3.5% driving current and 11% transconductance enhancements are found in strained-Si devices with a gate length = 0.5 μm on CMP-treated SiGe virtual substrate, compared to strained-Si devices without CMP process. Moreover, strained-Si devices with CMP process exhibit the lowest 1/f noise. Under larger gate voltage overdrive, the enhancements become more obvious indicating that the CMP process provides a smoother surface of the strained-Si/SiGe structure.

Original languageEnglish
Pages (from-to)905-908
Number of pages4
JournalSolid-State Electronics
Volume53
Issue number8
DOIs
Publication statusPublished - 2009 Aug 1

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Electronic, Optical and Magnetic Materials
  • Materials Chemistry

Fingerprint Dive into the research topics of 'DC and 1/f noise characteristics of strained-Si nMOSFETs using chemical-mechanical-polishing technique'. Together they form a unique fingerprint.

  • Cite this