TY - GEN
T1 - Design and Implementation of Bidirectional Full-Bridge Soft-Switching DC/DC Converter with Natural Clamping
AU - Yadav, Pawan Kumar
AU - Liang, Tsorng Juu
AU - Tseng, Wei Jing
AU - Chen, Kai Hui
N1 - Publisher Copyright:
© 2020 IEEE.
PY - 2020/11/29
Y1 - 2020/11/29
N2 - The main purpose of this paper is to design and implement a bidirectional full-bridge phase-shift (BPSFB) converter with snubber-less natural clamping for application such as EVs. In the charging stage, the phase shift control is used to achieve zero-voltage-switching and two additional clamping diodes and a small resonating inductance are used for natural clamping. In the discharging stage, the current fed technique is used for transferring energy between the battery and dc bus. By applying the dc bus voltage to the leakage inductance of the transformer for an appropriate time duration, during the inductor energy storing period in battery side, the voltage spike on main power switches can be reduced without snubber circuits. Finally, the digital signal processor, TMS320F28035, is used as the controller to realize the laboratory prototype with bus voltage 400 V, battery voltage 350-400 V and rated power 4kW. During the charging stage, the maximum efficiency is 98.2% at 75% load and during discharge stage, the efficiency is 96.8% at 50% load.
AB - The main purpose of this paper is to design and implement a bidirectional full-bridge phase-shift (BPSFB) converter with snubber-less natural clamping for application such as EVs. In the charging stage, the phase shift control is used to achieve zero-voltage-switching and two additional clamping diodes and a small resonating inductance are used for natural clamping. In the discharging stage, the current fed technique is used for transferring energy between the battery and dc bus. By applying the dc bus voltage to the leakage inductance of the transformer for an appropriate time duration, during the inductor energy storing period in battery side, the voltage spike on main power switches can be reduced without snubber circuits. Finally, the digital signal processor, TMS320F28035, is used as the controller to realize the laboratory prototype with bus voltage 400 V, battery voltage 350-400 V and rated power 4kW. During the charging stage, the maximum efficiency is 98.2% at 75% load and during discharge stage, the efficiency is 96.8% at 50% load.
UR - http://www.scopus.com/inward/record.url?scp=85103223031&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85103223031&partnerID=8YFLogxK
U2 - 10.1109/IPEMC-ECCEAsia48364.2020.9367765
DO - 10.1109/IPEMC-ECCEAsia48364.2020.9367765
M3 - Conference contribution
AN - SCOPUS:85103223031
T3 - 2020 IEEE 9th International Power Electronics and Motion Control Conference, IPEMC 2020 ECCE Asia
SP - 230
EP - 237
BT - 2020 IEEE 9th International Power Electronics and Motion Control Conference, IPEMC 2020 ECCE Asia
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 9th IEEE International Power Electronics and Motion Control Conference, IPEMC 2020 ECCE Asia
Y2 - 29 November 2020 through 2 December 2020
ER -