Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU

Jin Fu Ueng, I. Chen Wu, Y. H. Kuo, Ling Yuan Kao, Chao Lieh Chen, Yi Jai Huang, Sheng Yuan Lin, Chien Hua Hsu

Research output: Contribution to conferencePaperpeer-review

2 Citations (Scopus)

Abstract

Leveraging Taiwan's hardware technologies, National Science Council in Taiwan proposed a project to design an advanced CPU, called NSC-98, compatible to the Intel MMX architecture. This paper discusses the design of multimedia extension, called MFU (Multimedia Function Unit), in this CPU. The MFU has the following two special features. (1) Support three more instructions for permutation operations, parallel distance operations, and parallel average operations; (2) implement two MFU subunits: one without the parallel multiplier and the other without the parallel shifter and converter (for permutation). This paper also does performance analysis by estimating the performances of the MFU with and without these features, on some chosen multimedia benchmarks. These performance analysis results can justify our MFU design.

Original languageEnglish
Pages1513-1517
Number of pages5
Publication statusPublished - 1997
EventProceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3) - Singapore, Singapore
Duration: 1997 Sept 91997 Sept 12

Other

OtherProceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3)
CitySingapore, Singapore
Period97-09-0997-09-12

All Science Journal Classification (ASJC) codes

  • Signal Processing

Fingerprint

Dive into the research topics of 'Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU'. Together they form a unique fingerprint.

Cite this