Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU

Jin Fu Ueng, I. Chen Wu, Yau-Hwang Kuo, Ling Yuan Kao, Chao Lieh Chen, Yi Jai Huang, Sheng Yuan Lin, Chien Hua Hsu

Research output: Contribution to conferencePaper

2 Citations (Scopus)

Abstract

Leveraging Taiwan's hardware technologies, National Science Council in Taiwan proposed a project to design an advanced CPU, called NSC-98, compatible to the Intel MMX architecture. This paper discusses the design of multimedia extension, called MFU (Multimedia Function Unit), in this CPU. The MFU has the following two special features. (1) Support three more instructions for permutation operations, parallel distance operations, and parallel average operations; (2) implement two MFU subunits: one without the parallel multiplier and the other without the parallel shifter and converter (for permutation). This paper also does performance analysis by estimating the performances of the MFU with and without these features, on some chosen multimedia benchmarks. These performance analysis results can justify our MFU design.

Original languageEnglish
Pages1513-1517
Number of pages5
Publication statusPublished - 1997 Dec 1
EventProceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3) - Singapore, Singapore
Duration: 1997 Sep 91997 Sep 12

Other

OtherProceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3)
CitySingapore, Singapore
Period97-09-0997-09-12

Fingerprint

Program processors
Computer hardware

All Science Journal Classification (ASJC) codes

  • Signal Processing

Cite this

Ueng, J. F., Wu, I. C., Kuo, Y-H., Kao, L. Y., Chen, C. L., Huang, Y. J., ... Hsu, C. H. (1997). Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU. 1513-1517. Paper presented at Proceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3), Singapore, Singapore, .
Ueng, Jin Fu ; Wu, I. Chen ; Kuo, Yau-Hwang ; Kao, Ling Yuan ; Chen, Chao Lieh ; Huang, Yi Jai ; Lin, Sheng Yuan ; Hsu, Chien Hua. / Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU. Paper presented at Proceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3), Singapore, Singapore, .5 p.
@conference{ebc671cdc77c480581f2995c35d2e3d3,
title = "Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU",
abstract = "Leveraging Taiwan's hardware technologies, National Science Council in Taiwan proposed a project to design an advanced CPU, called NSC-98, compatible to the Intel MMX architecture. This paper discusses the design of multimedia extension, called MFU (Multimedia Function Unit), in this CPU. The MFU has the following two special features. (1) Support three more instructions for permutation operations, parallel distance operations, and parallel average operations; (2) implement two MFU subunits: one without the parallel multiplier and the other without the parallel shifter and converter (for permutation). This paper also does performance analysis by estimating the performances of the MFU with and without these features, on some chosen multimedia benchmarks. These performance analysis results can justify our MFU design.",
author = "Ueng, {Jin Fu} and Wu, {I. Chen} and Yau-Hwang Kuo and Kao, {Ling Yuan} and Chen, {Chao Lieh} and Huang, {Yi Jai} and Lin, {Sheng Yuan} and Hsu, {Chien Hua}",
year = "1997",
month = "12",
day = "1",
language = "English",
pages = "1513--1517",
note = "Proceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3) ; Conference date: 09-09-1997 Through 12-09-1997",

}

Ueng, JF, Wu, IC, Kuo, Y-H, Kao, LY, Chen, CL, Huang, YJ, Lin, SY & Hsu, CH 1997, 'Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU' Paper presented at Proceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3), Singapore, Singapore, 97-09-09 - 97-09-12, pp. 1513-1517.

Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU. / Ueng, Jin Fu; Wu, I. Chen; Kuo, Yau-Hwang; Kao, Ling Yuan; Chen, Chao Lieh; Huang, Yi Jai; Lin, Sheng Yuan; Hsu, Chien Hua.

1997. 1513-1517 Paper presented at Proceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3), Singapore, Singapore, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU

AU - Ueng, Jin Fu

AU - Wu, I. Chen

AU - Kuo, Yau-Hwang

AU - Kao, Ling Yuan

AU - Chen, Chao Lieh

AU - Huang, Yi Jai

AU - Lin, Sheng Yuan

AU - Hsu, Chien Hua

PY - 1997/12/1

Y1 - 1997/12/1

N2 - Leveraging Taiwan's hardware technologies, National Science Council in Taiwan proposed a project to design an advanced CPU, called NSC-98, compatible to the Intel MMX architecture. This paper discusses the design of multimedia extension, called MFU (Multimedia Function Unit), in this CPU. The MFU has the following two special features. (1) Support three more instructions for permutation operations, parallel distance operations, and parallel average operations; (2) implement two MFU subunits: one without the parallel multiplier and the other without the parallel shifter and converter (for permutation). This paper also does performance analysis by estimating the performances of the MFU with and without these features, on some chosen multimedia benchmarks. These performance analysis results can justify our MFU design.

AB - Leveraging Taiwan's hardware technologies, National Science Council in Taiwan proposed a project to design an advanced CPU, called NSC-98, compatible to the Intel MMX architecture. This paper discusses the design of multimedia extension, called MFU (Multimedia Function Unit), in this CPU. The MFU has the following two special features. (1) Support three more instructions for permutation operations, parallel distance operations, and parallel average operations; (2) implement two MFU subunits: one without the parallel multiplier and the other without the parallel shifter and converter (for permutation). This paper also does performance analysis by estimating the performances of the MFU with and without these features, on some chosen multimedia benchmarks. These performance analysis results can justify our MFU design.

UR - http://www.scopus.com/inward/record.url?scp=0031384989&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031384989&partnerID=8YFLogxK

M3 - Paper

SP - 1513

EP - 1517

ER -

Ueng JF, Wu IC, Kuo Y-H, Kao LY, Chen CL, Huang YJ et al. Design and performance analysis for the Multimedia Function Unit of the NSC-98 CPU. 1997. Paper presented at Proceedings of the 1997 1st International Conference on Information, Communications and Signal Processing, ICICS. Part 3 (of 3), Singapore, Singapore, .