Design in hot-carrier reliability for high performance logic applications

Peng Fang, Jiang Tao, Jone-Fang Chen, Chenming Hu

Research output: Contribution to journalArticlepeer-review

31 Citations (Scopus)

Abstract

Static (DC) and dynamic (AC) hot carrier degradation mechanisms were reviewed. Circuit performance degradation has been correlated to individual NMOS or PMOS device under DC stress. AC degradation model calibration and evaluation guidelines were also reviewed to ensure the use of hot-carrier reliability simulation tools in circuit level. As an example, thousand-hour inverter ring oscillator speed degradation data with different fanout, stress voltages, channel length, and processes are compared with that obtained from reliability simulation. The results show that reliability simulation is a powerful tool for logic circuit design optimization. It can predict the long-term circuit hot-carrier degradation accurately. The reliability of inverter, NAND, and NOR structures are also simulated and compared.

Original languageEnglish
Pages (from-to)525-531
Number of pages7
JournalProceedings of the Custom Integrated Circuits Conference
Publication statusPublished - 1998

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design in hot-carrier reliability for high performance logic applications'. Together they form a unique fingerprint.

Cite this