Design of 60-GHz 90-nm CMOS balanced power amplifier with miniaturized quadrature hybrids

Chien Chih Lin, Chun Han Yu, Hsin Chih Kuo, Huey-Ru Chuang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

This paper presents a 60-GHz CMOS balanced power amplifier (PA) with miniaturized quadrature hybrids using 90-nm CMOS technology. To improve the output power and provide an area-efficient solution for the balanced PA design, a compact 3-dB quadrature hybrid constructed by a broadside-coupled scheme is employed as a low-insertion-loss power splitter/combiner. With a very short effective guided wavelength of 0.072 λg, the simulated insertion loss and phase difference of the quadrature hybrids are better than 0.5 dB and 90° ± 0.2°, respectively. The designed PA reaches a power gain exceeding 13.2 dB and a saturation power of 10.7 dBm with a power-added efficiency (PAE) more than 9 % at 60 GHz. The power consumption of the PA is 109 mW at a 1.2 V supply voltage. The chip size is 0.68 mm 2.

Original languageEnglish
Title of host publicationPAWR 2014 - Proceedings
Subtitle of host publication2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications
PublisherIEEE Computer Society
Pages52-54
Number of pages3
ISBN (Print)9781479927784
DOIs
Publication statusPublished - 2014 Jan 1
Event2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2014 - Newport Beach, CA, United States
Duration: 2014 Jan 192014 Jan 22

Publication series

NamePAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications

Other

Other2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2014
CountryUnited States
CityNewport Beach, CA
Period14-01-1914-01-22

Fingerprint

Power amplifiers
Insertion losses
Electric power utilization
Wavelength
Electric potential

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications

Cite this

Lin, C. C., Yu, C. H., Kuo, H. C., & Chuang, H-R. (2014). Design of 60-GHz 90-nm CMOS balanced power amplifier with miniaturized quadrature hybrids. In PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications (pp. 52-54). [6825723] (PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications). IEEE Computer Society. https://doi.org/10.1109/PAWR.2014.6825723
Lin, Chien Chih ; Yu, Chun Han ; Kuo, Hsin Chih ; Chuang, Huey-Ru. / Design of 60-GHz 90-nm CMOS balanced power amplifier with miniaturized quadrature hybrids. PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications. IEEE Computer Society, 2014. pp. 52-54 (PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications).
@inproceedings{a41ab35b94bf4d1fac5e65d3642b9204,
title = "Design of 60-GHz 90-nm CMOS balanced power amplifier with miniaturized quadrature hybrids",
abstract = "This paper presents a 60-GHz CMOS balanced power amplifier (PA) with miniaturized quadrature hybrids using 90-nm CMOS technology. To improve the output power and provide an area-efficient solution for the balanced PA design, a compact 3-dB quadrature hybrid constructed by a broadside-coupled scheme is employed as a low-insertion-loss power splitter/combiner. With a very short effective guided wavelength of 0.072 λg, the simulated insertion loss and phase difference of the quadrature hybrids are better than 0.5 dB and 90° ± 0.2°, respectively. The designed PA reaches a power gain exceeding 13.2 dB and a saturation power of 10.7 dBm with a power-added efficiency (PAE) more than 9 {\%} at 60 GHz. The power consumption of the PA is 109 mW at a 1.2 V supply voltage. The chip size is 0.68 mm 2.",
author = "Lin, {Chien Chih} and Yu, {Chun Han} and Kuo, {Hsin Chih} and Huey-Ru Chuang",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/PAWR.2014.6825723",
language = "English",
isbn = "9781479927784",
series = "PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications",
publisher = "IEEE Computer Society",
pages = "52--54",
booktitle = "PAWR 2014 - Proceedings",
address = "United States",

}

Lin, CC, Yu, CH, Kuo, HC & Chuang, H-R 2014, Design of 60-GHz 90-nm CMOS balanced power amplifier with miniaturized quadrature hybrids. in PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications., 6825723, PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, IEEE Computer Society, pp. 52-54, 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2014, Newport Beach, CA, United States, 14-01-19. https://doi.org/10.1109/PAWR.2014.6825723

Design of 60-GHz 90-nm CMOS balanced power amplifier with miniaturized quadrature hybrids. / Lin, Chien Chih; Yu, Chun Han; Kuo, Hsin Chih; Chuang, Huey-Ru.

PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications. IEEE Computer Society, 2014. p. 52-54 6825723 (PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design of 60-GHz 90-nm CMOS balanced power amplifier with miniaturized quadrature hybrids

AU - Lin, Chien Chih

AU - Yu, Chun Han

AU - Kuo, Hsin Chih

AU - Chuang, Huey-Ru

PY - 2014/1/1

Y1 - 2014/1/1

N2 - This paper presents a 60-GHz CMOS balanced power amplifier (PA) with miniaturized quadrature hybrids using 90-nm CMOS technology. To improve the output power and provide an area-efficient solution for the balanced PA design, a compact 3-dB quadrature hybrid constructed by a broadside-coupled scheme is employed as a low-insertion-loss power splitter/combiner. With a very short effective guided wavelength of 0.072 λg, the simulated insertion loss and phase difference of the quadrature hybrids are better than 0.5 dB and 90° ± 0.2°, respectively. The designed PA reaches a power gain exceeding 13.2 dB and a saturation power of 10.7 dBm with a power-added efficiency (PAE) more than 9 % at 60 GHz. The power consumption of the PA is 109 mW at a 1.2 V supply voltage. The chip size is 0.68 mm 2.

AB - This paper presents a 60-GHz CMOS balanced power amplifier (PA) with miniaturized quadrature hybrids using 90-nm CMOS technology. To improve the output power and provide an area-efficient solution for the balanced PA design, a compact 3-dB quadrature hybrid constructed by a broadside-coupled scheme is employed as a low-insertion-loss power splitter/combiner. With a very short effective guided wavelength of 0.072 λg, the simulated insertion loss and phase difference of the quadrature hybrids are better than 0.5 dB and 90° ± 0.2°, respectively. The designed PA reaches a power gain exceeding 13.2 dB and a saturation power of 10.7 dBm with a power-added efficiency (PAE) more than 9 % at 60 GHz. The power consumption of the PA is 109 mW at a 1.2 V supply voltage. The chip size is 0.68 mm 2.

UR - http://www.scopus.com/inward/record.url?scp=84903607831&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84903607831&partnerID=8YFLogxK

U2 - 10.1109/PAWR.2014.6825723

DO - 10.1109/PAWR.2014.6825723

M3 - Conference contribution

AN - SCOPUS:84903607831

SN - 9781479927784

T3 - PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications

SP - 52

EP - 54

BT - PAWR 2014 - Proceedings

PB - IEEE Computer Society

ER -

Lin CC, Yu CH, Kuo HC, Chuang H-R. Design of 60-GHz 90-nm CMOS balanced power amplifier with miniaturized quadrature hybrids. In PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications. IEEE Computer Society. 2014. p. 52-54. 6825723. (PAWR 2014 - Proceedings: 2014 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications). https://doi.org/10.1109/PAWR.2014.6825723