Design of a giga-bit hardware accelerator for the iSCSI initiator

Chung-Ho Chen, Yi Cheng Chung, Chen Hua Wang, Han Chiang Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

We present the design of an iSCSI hardware accelerator for the initiator subsystem of a host bus adapter (iSCSI HBA). By analyzing the UNH-iSCSI open source code, first we evaluate the software performance and present a general methodology that transforms the software C code into the hardware HDL implementation. For the hardware module, the datapath design maximizes the concurrent accesses achievable within a clock cycle by using a dual-port descriptor memory. The synthesizable iSCSI hardware accelerator achieves 100 MHz speed and costs about 85K gates in the 0.18u technology. The design is able to meet the requirement of 1Gbps network when the average iSCSI PDU size is greater than 125 bytes.

Original languageEnglish
Title of host publicationProceedings - The 31st IEEE Conference on Local Computer Networks, LCN 2006
Pages257-263
Number of pages7
DOIs
Publication statusPublished - 2006 Dec 1
Event31st Annual IEEE Conference on Local Computer Networks, LCN 2006 - Tampa, FL, United States
Duration: 2006 Nov 142006 Nov 16

Publication series

NameProceedings - Conference on Local Computer Networks, LCN

Other

Other31st Annual IEEE Conference on Local Computer Networks, LCN 2006
CountryUnited States
CityTampa, FL
Period06-11-1406-11-16

Fingerprint

Particle accelerators
Hardware
Computer hardware
Clocks
Data storage equipment
Costs

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Chen, C-H., Chung, Y. C., Wang, C. H., & Chen, H. C. (2006). Design of a giga-bit hardware accelerator for the iSCSI initiator. In Proceedings - The 31st IEEE Conference on Local Computer Networks, LCN 2006 (pp. 257-263). [4116556] (Proceedings - Conference on Local Computer Networks, LCN). https://doi.org/10.1109/LCN.2006.322109
Chen, Chung-Ho ; Chung, Yi Cheng ; Wang, Chen Hua ; Chen, Han Chiang. / Design of a giga-bit hardware accelerator for the iSCSI initiator. Proceedings - The 31st IEEE Conference on Local Computer Networks, LCN 2006. 2006. pp. 257-263 (Proceedings - Conference on Local Computer Networks, LCN).
@inproceedings{3cc047299095402ebcae1048de80fc51,
title = "Design of a giga-bit hardware accelerator for the iSCSI initiator",
abstract = "We present the design of an iSCSI hardware accelerator for the initiator subsystem of a host bus adapter (iSCSI HBA). By analyzing the UNH-iSCSI open source code, first we evaluate the software performance and present a general methodology that transforms the software C code into the hardware HDL implementation. For the hardware module, the datapath design maximizes the concurrent accesses achievable within a clock cycle by using a dual-port descriptor memory. The synthesizable iSCSI hardware accelerator achieves 100 MHz speed and costs about 85K gates in the 0.18u technology. The design is able to meet the requirement of 1Gbps network when the average iSCSI PDU size is greater than 125 bytes.",
author = "Chung-Ho Chen and Chung, {Yi Cheng} and Wang, {Chen Hua} and Chen, {Han Chiang}",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/LCN.2006.322109",
language = "English",
isbn = "1424404185",
series = "Proceedings - Conference on Local Computer Networks, LCN",
pages = "257--263",
booktitle = "Proceedings - The 31st IEEE Conference on Local Computer Networks, LCN 2006",

}

Chen, C-H, Chung, YC, Wang, CH & Chen, HC 2006, Design of a giga-bit hardware accelerator for the iSCSI initiator. in Proceedings - The 31st IEEE Conference on Local Computer Networks, LCN 2006., 4116556, Proceedings - Conference on Local Computer Networks, LCN, pp. 257-263, 31st Annual IEEE Conference on Local Computer Networks, LCN 2006, Tampa, FL, United States, 06-11-14. https://doi.org/10.1109/LCN.2006.322109

Design of a giga-bit hardware accelerator for the iSCSI initiator. / Chen, Chung-Ho; Chung, Yi Cheng; Wang, Chen Hua; Chen, Han Chiang.

Proceedings - The 31st IEEE Conference on Local Computer Networks, LCN 2006. 2006. p. 257-263 4116556 (Proceedings - Conference on Local Computer Networks, LCN).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design of a giga-bit hardware accelerator for the iSCSI initiator

AU - Chen, Chung-Ho

AU - Chung, Yi Cheng

AU - Wang, Chen Hua

AU - Chen, Han Chiang

PY - 2006/12/1

Y1 - 2006/12/1

N2 - We present the design of an iSCSI hardware accelerator for the initiator subsystem of a host bus adapter (iSCSI HBA). By analyzing the UNH-iSCSI open source code, first we evaluate the software performance and present a general methodology that transforms the software C code into the hardware HDL implementation. For the hardware module, the datapath design maximizes the concurrent accesses achievable within a clock cycle by using a dual-port descriptor memory. The synthesizable iSCSI hardware accelerator achieves 100 MHz speed and costs about 85K gates in the 0.18u technology. The design is able to meet the requirement of 1Gbps network when the average iSCSI PDU size is greater than 125 bytes.

AB - We present the design of an iSCSI hardware accelerator for the initiator subsystem of a host bus adapter (iSCSI HBA). By analyzing the UNH-iSCSI open source code, first we evaluate the software performance and present a general methodology that transforms the software C code into the hardware HDL implementation. For the hardware module, the datapath design maximizes the concurrent accesses achievable within a clock cycle by using a dual-port descriptor memory. The synthesizable iSCSI hardware accelerator achieves 100 MHz speed and costs about 85K gates in the 0.18u technology. The design is able to meet the requirement of 1Gbps network when the average iSCSI PDU size is greater than 125 bytes.

UR - http://www.scopus.com/inward/record.url?scp=46149123882&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46149123882&partnerID=8YFLogxK

U2 - 10.1109/LCN.2006.322109

DO - 10.1109/LCN.2006.322109

M3 - Conference contribution

SN - 1424404185

SN - 9781424404186

T3 - Proceedings - Conference on Local Computer Networks, LCN

SP - 257

EP - 263

BT - Proceedings - The 31st IEEE Conference on Local Computer Networks, LCN 2006

ER -

Chen C-H, Chung YC, Wang CH, Chen HC. Design of a giga-bit hardware accelerator for the iSCSI initiator. In Proceedings - The 31st IEEE Conference on Local Computer Networks, LCN 2006. 2006. p. 257-263. 4116556. (Proceedings - Conference on Local Computer Networks, LCN). https://doi.org/10.1109/LCN.2006.322109