Design of the output-capacitorless low-dropout regulator for nano-second transient response

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

Low-dropout voltage regulators (LDOs) have been widely used in the mobile electronic devices. Owing to the energy saving purpose, LDOs are required to perform fast-transient response with low quiescent current as they operate at low supply voltage condition. Generally, designing the high gain operational amplifier is more challenging under the low supply voltage. The situation would be more complex when the ultra fast-transient response of the LDO is preferred in the design specification. This study proposes a LDO that adopts cascading technique using 'multipath nested Miller compensation' for solving the low supply voltage problem. To further improve the transient response, a full quiescent current enhancement circuit is supplemented to the LDO control loop. Compared with the other dynamic bias approaches, the proposed technique raises the quiescent current to the maximum quantity during the load transient so that the load response of the LDO is further improved. Systematic analyses show that the stability is guaranteed. The designed LDO was implemented by a 0.35-m complementary metal-oxide-semiconductor (CMOS) process. Test results show that the voltage spike under the 50-mA load change within 300 ns is improved ∼62% compared to that of the LDO without the proposed circuit. The recovery time is less than 1 s.

Original languageEnglish
Pages (from-to)1551-1559
Number of pages9
JournalIET Power Electronics
Volume5
Issue number8
DOIs
Publication statusPublished - 2012 Sep 1

Fingerprint

Voltage regulators
Transient analysis
Electric potential
Networks (circuits)
Operational amplifiers
Energy conservation
Specifications
Recovery
Metals

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{a8d3b178d8394255acf5c09a0758738a,
title = "Design of the output-capacitorless low-dropout regulator for nano-second transient response",
abstract = "Low-dropout voltage regulators (LDOs) have been widely used in the mobile electronic devices. Owing to the energy saving purpose, LDOs are required to perform fast-transient response with low quiescent current as they operate at low supply voltage condition. Generally, designing the high gain operational amplifier is more challenging under the low supply voltage. The situation would be more complex when the ultra fast-transient response of the LDO is preferred in the design specification. This study proposes a LDO that adopts cascading technique using 'multipath nested Miller compensation' for solving the low supply voltage problem. To further improve the transient response, a full quiescent current enhancement circuit is supplemented to the LDO control loop. Compared with the other dynamic bias approaches, the proposed technique raises the quiescent current to the maximum quantity during the load transient so that the load response of the LDO is further improved. Systematic analyses show that the stability is guaranteed. The designed LDO was implemented by a 0.35-m complementary metal-oxide-semiconductor (CMOS) process. Test results show that the voltage spike under the 50-mA load change within 300 ns is improved ∼62{\%} compared to that of the LDO without the proposed circuit. The recovery time is less than 1 s.",
author = "Wu, {C. H.} and Le-Ren Chang-Chien",
year = "2012",
month = "9",
day = "1",
doi = "10.1049/iet-pel.2011.0286",
language = "English",
volume = "5",
pages = "1551--1559",
journal = "IET Power Electronics",
issn = "1755-4535",
publisher = "Institution of Engineering and Technology",
number = "8",

}

Design of the output-capacitorless low-dropout regulator for nano-second transient response. / Wu, C. H.; Chang-Chien, Le-Ren.

In: IET Power Electronics, Vol. 5, No. 8, 01.09.2012, p. 1551-1559.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design of the output-capacitorless low-dropout regulator for nano-second transient response

AU - Wu, C. H.

AU - Chang-Chien, Le-Ren

PY - 2012/9/1

Y1 - 2012/9/1

N2 - Low-dropout voltage regulators (LDOs) have been widely used in the mobile electronic devices. Owing to the energy saving purpose, LDOs are required to perform fast-transient response with low quiescent current as they operate at low supply voltage condition. Generally, designing the high gain operational amplifier is more challenging under the low supply voltage. The situation would be more complex when the ultra fast-transient response of the LDO is preferred in the design specification. This study proposes a LDO that adopts cascading technique using 'multipath nested Miller compensation' for solving the low supply voltage problem. To further improve the transient response, a full quiescent current enhancement circuit is supplemented to the LDO control loop. Compared with the other dynamic bias approaches, the proposed technique raises the quiescent current to the maximum quantity during the load transient so that the load response of the LDO is further improved. Systematic analyses show that the stability is guaranteed. The designed LDO was implemented by a 0.35-m complementary metal-oxide-semiconductor (CMOS) process. Test results show that the voltage spike under the 50-mA load change within 300 ns is improved ∼62% compared to that of the LDO without the proposed circuit. The recovery time is less than 1 s.

AB - Low-dropout voltage regulators (LDOs) have been widely used in the mobile electronic devices. Owing to the energy saving purpose, LDOs are required to perform fast-transient response with low quiescent current as they operate at low supply voltage condition. Generally, designing the high gain operational amplifier is more challenging under the low supply voltage. The situation would be more complex when the ultra fast-transient response of the LDO is preferred in the design specification. This study proposes a LDO that adopts cascading technique using 'multipath nested Miller compensation' for solving the low supply voltage problem. To further improve the transient response, a full quiescent current enhancement circuit is supplemented to the LDO control loop. Compared with the other dynamic bias approaches, the proposed technique raises the quiescent current to the maximum quantity during the load transient so that the load response of the LDO is further improved. Systematic analyses show that the stability is guaranteed. The designed LDO was implemented by a 0.35-m complementary metal-oxide-semiconductor (CMOS) process. Test results show that the voltage spike under the 50-mA load change within 300 ns is improved ∼62% compared to that of the LDO without the proposed circuit. The recovery time is less than 1 s.

UR - http://www.scopus.com/inward/record.url?scp=84867951095&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84867951095&partnerID=8YFLogxK

U2 - 10.1049/iet-pel.2011.0286

DO - 10.1049/iet-pel.2011.0286

M3 - Article

AN - SCOPUS:84867951095

VL - 5

SP - 1551

EP - 1559

JO - IET Power Electronics

JF - IET Power Electronics

SN - 1755-4535

IS - 8

ER -