Digital compensator design for power-aware dc-dc converters

Chun Nan Liu, Chun Hung Yang, Chien Hung Tsai

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a methodology to design a PID Digital Compensator for digital controller power electronics systems. This method is base on direct digital design and use on digital controller buck dc-dc converter. Crossover frequency and phase margin of close-loop system can be set by this method, and the integration coefficient in digital compensator set by this method can be avoid one of the LCO(Limit Cycle Oscillation) condition.

Original languageEnglish
Title of host publication2010 2nd International Symposium on Aware Computing, ISAC 2010 - Symposium Guide
Pages177-180
Number of pages4
DOIs
Publication statusPublished - 2010 Dec 1
Event2010 2nd International Symposium on Aware Computing, ISAC 2010 - Sapporo, Japan
Duration: 2010 Nov 12010 Nov 4

Publication series

Name2010 2nd International Symposium on Aware Computing, ISAC 2010 - Symposium Guide

Other

Other2010 2nd International Symposium on Aware Computing, ISAC 2010
CountryJapan
CitySapporo
Period10-11-0110-11-04

All Science Journal Classification (ASJC) codes

  • Computational Theory and Mathematics
  • Computer Science Applications

Fingerprint Dive into the research topics of 'Digital compensator design for power-aware dc-dc converters'. Together they form a unique fingerprint.

Cite this