Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design

Wei Jen Chen; Chung Hsun Huang

doi:10.1109/IFEEC53238.2021.9661996

Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design

Wei Jen Chen, Chung Hsun Huang

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

This paper presents a generalized digital low-dropout regulator (DLDO) modeling technique that can be adapted to various commonly seen DLDO architectures. With such a technique,a DLDO design methodology is developed to enable performance assessment in the early stages of integrated circuit design,thereby reducing the time required to make late-stage design changes,which would otherwise be extremely time-consuming. Using an actual DLDO design as a test case,experimental results show that the performance predicted by the proposed model is highly consistent with the post-layout simulations.

Original language	English
Title of host publication	2021 IEEE International Future Energy Electronics Conference, IFEEC 2021
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781665434485
DOIs	https://doi.org/10.1109/IFEEC53238.2021.9661996
Publication status	Published - 2021
Event	2021 IEEE International Future Energy Electronics Conference, IFEEC 2021 - Taipei, Taiwan Duration: 2021 Nov 16 → 2021 Nov 19

Publication series

Name	2021 IEEE International Future Energy Electronics Conference, IFEEC 2021

Conference

Conference	2021 IEEE International Future Energy Electronics Conference, IFEEC 2021
Country/Territory	Taiwan
City	Taipei
Period	21-11-16 → 21-11-19

All Science Journal Classification (ASJC) codes

Energy Engineering and Power Technology
Electrical and Electronic Engineering
Control and Optimization

Access to Document

10.1109/IFEEC53238.2021.9661996

Cite this

Chen, W. J., & Huang, C. H. (2021). Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design. In 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021 (2021 IEEE International Future Energy Electronics Conference, IFEEC 2021). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IFEEC53238.2021.9661996

Chen, Wei Jen ; Huang, Chung Hsun. / Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design. 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021. Institute of Electrical and Electronics Engineers Inc., 2021. (2021 IEEE International Future Energy Electronics Conference, IFEEC 2021).

@inproceedings{abd2ddbd1eba467481a73182afedc6f6,

title = "Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design",

abstract = "This paper presents a generalized digital low-dropout regulator (DLDO) modeling technique that can be adapted to various commonly seen DLDO architectures. With such a technique,a DLDO design methodology is developed to enable performance assessment in the early stages of integrated circuit design,thereby reducing the time required to make late-stage design changes,which would otherwise be extremely time-consuming. Using an actual DLDO design as a test case,experimental results show that the performance predicted by the proposed model is highly consistent with the post-layout simulations.",

author = "Chen, {Wei Jen} and Huang, {Chung Hsun}",

note = "Publisher Copyright: {\textcopyright} 2021 IEEE.; 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021 ; Conference date: 16-11-2021 Through 19-11-2021",

year = "2021",

doi = "10.1109/IFEEC53238.2021.9661996",

language = "English",

series = "2021 IEEE International Future Energy Electronics Conference, IFEEC 2021",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2021 IEEE International Future Energy Electronics Conference, IFEEC 2021",

address = "United States",

}

Chen, WJ & Huang, CH 2021, Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design. in 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021. 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021, Institute of Electrical and Electronics Engineers Inc., 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021, Taipei, Taiwan, 21-11-16. https://doi.org/10.1109/IFEEC53238.2021.9661996

Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design. / Chen, Wei Jen; Huang, Chung Hsun.
2021 IEEE International Future Energy Electronics Conference, IFEEC 2021. Institute of Electrical and Electronics Engineers Inc., 2021. (2021 IEEE International Future Energy Electronics Conference, IFEEC 2021).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design

AU - Chen, Wei Jen

AU - Huang, Chung Hsun

PY - 2021

Y1 - 2021

N2 - This paper presents a generalized digital low-dropout regulator (DLDO) modeling technique that can be adapted to various commonly seen DLDO architectures. With such a technique,a DLDO design methodology is developed to enable performance assessment in the early stages of integrated circuit design,thereby reducing the time required to make late-stage design changes,which would otherwise be extremely time-consuming. Using an actual DLDO design as a test case,experimental results show that the performance predicted by the proposed model is highly consistent with the post-layout simulations.

AB - This paper presents a generalized digital low-dropout regulator (DLDO) modeling technique that can be adapted to various commonly seen DLDO architectures. With such a technique,a DLDO design methodology is developed to enable performance assessment in the early stages of integrated circuit design,thereby reducing the time required to make late-stage design changes,which would otherwise be extremely time-consuming. Using an actual DLDO design as a test case,experimental results show that the performance predicted by the proposed model is highly consistent with the post-layout simulations.

UR - http://www.scopus.com/inward/record.url?scp=85124900421&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85124900421&partnerID=8YFLogxK

U2 - 10.1109/IFEEC53238.2021.9661996

DO - 10.1109/IFEEC53238.2021.9661996

M3 - Conference contribution

AN - SCOPUS:85124900421

T3 - 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021

BT - 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021

Y2 - 16 November 2021 through 19 November 2021

ER -

Chen WJ, Huang CH. Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design. In 2021 IEEE International Future Energy Electronics Conference, IFEEC 2021. Institute of Electrical and Electronics Engineers Inc. 2021. (2021 IEEE International Future Energy Electronics Conference, IFEEC 2021). doi: 10.1109/IFEEC53238.2021.9661996

Digital Low-Dropout Regulator Design Methodology for Performance Assessment in Early Stages of Integrated Circuit Design

Abstract

Publication series

Conference

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Cite this