Dual carrier traps related hysteresis in organic inverters with polyimide-modified gate-dielectrics

Wei Yang Chou, Bo Liang Yeh

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

We integrated pentacene- and NN′ -diheptyl-3,4,9,10- perylenebiscarboximide-based transistors into an organic complementary metal oxide semiconductor (O-CMOS) whose gate-dielectric surface was modified by polyimide (PI). The hysteresis behaviors in metal-oxide-semiconductors, field-effect transistors, and O-CMOS were reported clearly. Measurements of hysteresis showed that the PI exhibited high trapping and detrapping speeds for charge carriers, including holes and electrons, to result in high performance transistors and O-CMOSs; moreover, the trapping and detrapping speeds were matched. Finally, a PI-modified organic inverter with little hysteresis, low static power dissipation, high noise margins, and switching voltage near V DD /2 was achieved simultaneously.

Original languageEnglish
Article number153302
JournalApplied Physics Letters
Volume96
Issue number15
DOIs
Publication statusPublished - 2010 Apr 12

All Science Journal Classification (ASJC) codes

  • Physics and Astronomy (miscellaneous)

Fingerprint Dive into the research topics of 'Dual carrier traps related hysteresis in organic inverters with polyimide-modified gate-dielectrics'. Together they form a unique fingerprint.

  • Cite this