Economic aspects of memory built-in self-repair

Rei Fu Huang, Chao Hsun Chen, Cheng Wen Wu

Research output: Contribution to journalArticlepeer-review

26 Citations (Scopus)

Abstract

The demand for built-in self-repair (BISR) methodologies that improve the yield of embedded memories is growing. A typical BISR scheme requires circuit modules that perform built-in self-test (BIST), built-in redundancy analysis (BIRA), real-time address remapping, and so on. The objective of BISR design is to maximize the final yield while keeping a reasonably low hardware overhead. In this work, the authors propose cost and benefit models, and evaluate the economic effectiveness of typical memory BISR implementations. They also present a simulator for that purpose based on the proposed cost models. The results are useful for evaluating the BISR schemes and implementations. Experimental results show that memory size impacts the cost-effectiveness of BISR more than production volume does.

Original languageEnglish
Pages (from-to)164-172
Number of pages9
JournalIEEE Design and Test of Computers
Volume24
Issue number2
DOIs
Publication statusPublished - 2007 Mar 1

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Fingerprint

Dive into the research topics of 'Economic aspects of memory built-in self-repair'. Together they form a unique fingerprint.

Cite this