Effective hybrid test program development for software-based self-testing of pipeline processor cores

Research output: Contribution to journalArticlepeer-review

31 Citations (Scopus)

Abstract

This paper presents an effective hybrid test program for the software-based self-testing (SBST) of pipeline processor cores. The test program combines a deterministically developed program which explores different levels of processor core information and a block-based random program which consists of a combination of in-order instructions, random-order instructions, return instructions, as well as instruction sequences used to trigger exception/interrupt requests. Due to the complementary nature of this hybrid test program, it can achieve processor fault coverage that is comparable to the performance of the conventional scan chain method. The test response observation methods and their impacts on fault coverage are also investigated. We present the concept of micro observation versus macro observation and show that the most effective method of using SBST is through a multiple input signature register connected to the processor local bus, while conventional methods that observe only the program results in the memory lead to significantly less processor fault coverage.

Original languageEnglish
Article number5356222
Pages (from-to)516-520
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume19
Issue number3
DOIs
Publication statusPublished - 2011 Mar

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Effective hybrid test program development for software-based self-testing of pipeline processor cores'. Together they form a unique fingerprint.

Cite this