Efficient design and generation of a multi-facet arbiter

Jer-Min Jou, Yun Lung Lee, Sih Sian Wu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Based on the arbiter template developed in [1], we presented an efficient, modular, and scalable decentralized parallel design of a new multi-facet arbiter. Moreover, with this modular and reusable hardware design, we have implemented a parametric arbiter generator that automatically generates various multi-facet arbiters. With the decentralized parallel design and the generator, not only a fastest and smallest round-robin arbiter but also other type arbiters were designed and generated on the fly. The experiment results were given to show the designs' excellent performances.

Original languageEnglish
Title of host publicationProceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10
Pages111-114
Number of pages4
DOIs
Publication statusPublished - 2010
Event8th IEEE Symposium on Application Specific Processors, SASP'10 - Anaheim, CA, United States
Duration: 2010 Jun 132010 Jun 14

Other

Other8th IEEE Symposium on Application Specific Processors, SASP'10
CountryUnited States
CityAnaheim, CA
Period10-06-1310-06-14

Fingerprint

Hardware
Experiments

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Jou, J-M., Lee, Y. L., & Wu, S. S. (2010). Efficient design and generation of a multi-facet arbiter. In Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10 (pp. 111-114). [5521137] https://doi.org/10.1109/SASP.2010.5521137
Jou, Jer-Min ; Lee, Yun Lung ; Wu, Sih Sian. / Efficient design and generation of a multi-facet arbiter. Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10. 2010. pp. 111-114
@inproceedings{85ae0e004d074a2fb7fa7502e496b123,
title = "Efficient design and generation of a multi-facet arbiter",
abstract = "Based on the arbiter template developed in [1], we presented an efficient, modular, and scalable decentralized parallel design of a new multi-facet arbiter. Moreover, with this modular and reusable hardware design, we have implemented a parametric arbiter generator that automatically generates various multi-facet arbiters. With the decentralized parallel design and the generator, not only a fastest and smallest round-robin arbiter but also other type arbiters were designed and generated on the fly. The experiment results were given to show the designs' excellent performances.",
author = "Jer-Min Jou and Lee, {Yun Lung} and Wu, {Sih Sian}",
year = "2010",
doi = "10.1109/SASP.2010.5521137",
language = "English",
isbn = "9781424479528",
pages = "111--114",
booktitle = "Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10",

}

Jou, J-M, Lee, YL & Wu, SS 2010, Efficient design and generation of a multi-facet arbiter. in Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10., 5521137, pp. 111-114, 8th IEEE Symposium on Application Specific Processors, SASP'10, Anaheim, CA, United States, 10-06-13. https://doi.org/10.1109/SASP.2010.5521137

Efficient design and generation of a multi-facet arbiter. / Jou, Jer-Min; Lee, Yun Lung; Wu, Sih Sian.

Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10. 2010. p. 111-114 5521137.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Efficient design and generation of a multi-facet arbiter

AU - Jou, Jer-Min

AU - Lee, Yun Lung

AU - Wu, Sih Sian

PY - 2010

Y1 - 2010

N2 - Based on the arbiter template developed in [1], we presented an efficient, modular, and scalable decentralized parallel design of a new multi-facet arbiter. Moreover, with this modular and reusable hardware design, we have implemented a parametric arbiter generator that automatically generates various multi-facet arbiters. With the decentralized parallel design and the generator, not only a fastest and smallest round-robin arbiter but also other type arbiters were designed and generated on the fly. The experiment results were given to show the designs' excellent performances.

AB - Based on the arbiter template developed in [1], we presented an efficient, modular, and scalable decentralized parallel design of a new multi-facet arbiter. Moreover, with this modular and reusable hardware design, we have implemented a parametric arbiter generator that automatically generates various multi-facet arbiters. With the decentralized parallel design and the generator, not only a fastest and smallest round-robin arbiter but also other type arbiters were designed and generated on the fly. The experiment results were given to show the designs' excellent performances.

UR - http://www.scopus.com/inward/record.url?scp=77955728747&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77955728747&partnerID=8YFLogxK

U2 - 10.1109/SASP.2010.5521137

DO - 10.1109/SASP.2010.5521137

M3 - Conference contribution

SN - 9781424479528

SP - 111

EP - 114

BT - Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10

ER -

Jou J-M, Lee YL, Wu SS. Efficient design and generation of a multi-facet arbiter. In Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10. 2010. p. 111-114. 5521137 https://doi.org/10.1109/SASP.2010.5521137