Efficient management of in-place path metric update and its implementation for Viterbi decoders

Ming Der Shieh, Ming Hwa Sheu, Chien Ming Wu, Wann Shyang Ju

Research output: Contribution to journalConference articlepeer-review

10 Citations (Scopus)

Abstract

The in-place path metric scheduling is known as an efficient approach for sequential processing of the trellis, where the number of add_compare_select (ACS) units or processors is less than the number of states. In this paper, a systematic approach to partitioning a centralized memory into several banks to increase the memory bandwidth for in-place path metric update in Viterbi decoders is presented. Similar concepts can be extended to distribute the memory banks into ACS units if the ACS units are scheduled correspondingly to keep the interconnection minimal. Implementation results show that in terms of trade-off between hardware overhead and required memory bandwidth, an expected performance improvement can be achieved based on the proposed technique, especially for the trellis with a long constraint length.

Original languageEnglish
Pages (from-to)449-452
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume4
Publication statusPublished - 1998 Jan 1
EventProceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS. Part 5 (of 6) - Monterey, CA, USA
Duration: 1998 May 311998 Jun 3

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Efficient management of in-place path metric update and its implementation for Viterbi decoders'. Together they form a unique fingerprint.

Cite this