Fast deterministic test pattern generation for scan-based bist environment

W. L. Wang, Kuen-Jong Lee

Research output: Contribution to journalArticle

Abstract

Linear feedback shift registers (LFSRs) have been used to generate both pseudorandom and deterministic patterns in the scan-based built-in self-test environment in order to raise the fault coverage and reduce test cost. However, like other scan-based methods, the LFSR-based pattern generation schemes take a long test application time on feeding deterministic patterns from the LFSR into a scan chain. In this paper we derive a generalized relationship between the bits in the original scan chain and the states of the LFSR such that the bits generated by an LFSR in any future clock cycle can be pre-generated by the proposed test pattern generator. With this relationship, we can divide a scan chain into multiple sub-chains and use an LFSR-based multiple sequence generator to simultaneously generate all the subsequences required by the sub-chains. Hence, we can greatly reduce the test application time.

Original languageEnglish
Pages (from-to)365-376
Number of pages12
JournalJournal of the Chinese Institute of Electrical Engineering, Transactions of the Chinese Institute of Engineers, Series E/Chung KuoTien Chi Kung Chieng Hsueh K'an
Volume8
Issue number4
Publication statusPublished - 2001 Nov

Fingerprint

Shift registers
Feedback
Built-in self test
Clocks
Costs

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{3d481c4c73b945c98f29a6d2793d36c5,
title = "Fast deterministic test pattern generation for scan-based bist environment",
abstract = "Linear feedback shift registers (LFSRs) have been used to generate both pseudorandom and deterministic patterns in the scan-based built-in self-test environment in order to raise the fault coverage and reduce test cost. However, like other scan-based methods, the LFSR-based pattern generation schemes take a long test application time on feeding deterministic patterns from the LFSR into a scan chain. In this paper we derive a generalized relationship between the bits in the original scan chain and the states of the LFSR such that the bits generated by an LFSR in any future clock cycle can be pre-generated by the proposed test pattern generator. With this relationship, we can divide a scan chain into multiple sub-chains and use an LFSR-based multiple sequence generator to simultaneously generate all the subsequences required by the sub-chains. Hence, we can greatly reduce the test application time.",
author = "Wang, {W. L.} and Kuen-Jong Lee",
year = "2001",
month = "11",
language = "English",
volume = "8",
pages = "365--376",
journal = "International Journal of Electrical Engineering",
issn = "1812-3031",
publisher = "Chinese Institute of Electrical Engineering",
number = "4",

}

TY - JOUR

T1 - Fast deterministic test pattern generation for scan-based bist environment

AU - Wang, W. L.

AU - Lee, Kuen-Jong

PY - 2001/11

Y1 - 2001/11

N2 - Linear feedback shift registers (LFSRs) have been used to generate both pseudorandom and deterministic patterns in the scan-based built-in self-test environment in order to raise the fault coverage and reduce test cost. However, like other scan-based methods, the LFSR-based pattern generation schemes take a long test application time on feeding deterministic patterns from the LFSR into a scan chain. In this paper we derive a generalized relationship between the bits in the original scan chain and the states of the LFSR such that the bits generated by an LFSR in any future clock cycle can be pre-generated by the proposed test pattern generator. With this relationship, we can divide a scan chain into multiple sub-chains and use an LFSR-based multiple sequence generator to simultaneously generate all the subsequences required by the sub-chains. Hence, we can greatly reduce the test application time.

AB - Linear feedback shift registers (LFSRs) have been used to generate both pseudorandom and deterministic patterns in the scan-based built-in self-test environment in order to raise the fault coverage and reduce test cost. However, like other scan-based methods, the LFSR-based pattern generation schemes take a long test application time on feeding deterministic patterns from the LFSR into a scan chain. In this paper we derive a generalized relationship between the bits in the original scan chain and the states of the LFSR such that the bits generated by an LFSR in any future clock cycle can be pre-generated by the proposed test pattern generator. With this relationship, we can divide a scan chain into multiple sub-chains and use an LFSR-based multiple sequence generator to simultaneously generate all the subsequences required by the sub-chains. Hence, we can greatly reduce the test application time.

UR - http://www.scopus.com/inward/record.url?scp=0035505336&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035505336&partnerID=8YFLogxK

M3 - Article

VL - 8

SP - 365

EP - 376

JO - International Journal of Electrical Engineering

JF - International Journal of Electrical Engineering

SN - 1812-3031

IS - 4

ER -