FastRead

Improving Read Performance for Multilevel-Cell Flash Memory

Da-Wei Chang, Wei Cheng Lin, Hsin Hung Chen

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

The NAND flash memory has been widely used in computer and consumer electronic devices. A multilevel-cell (MLC) NAND flash memory allows two or more bits to be stored per cell, improving the cell density and, hence, reducing the cost. The lower price of the MLC NAND has made it appearing in both consumer product and datacenter markets. In MLC NAND, the page read latency varies according to the page type. For read-dominated workloads, placing read-intensive data into pages with longer read latencies may result in degraded read performance. In this brief, an online method called FastRead is proposed to improve the read performance of MLC NAND-based storage. The FastRead method dynamically identifies read-intensive data and migrates them to pages with shorter read latency to improve the read performance. According to the performance results, FastRead can reduce the read response time by up to 22% (17% on average) for read-dominated workloads on a Triple-level cell NAND. In addition, FastRead does not have noticeable performance impact for write-dominated workloads, and the overhead is insignificant.

Original languageEnglish
Article number7445887
Pages (from-to)2998-3002
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume24
Issue number9
DOIs
Publication statusPublished - 2016 Sep 1

Fingerprint

Flash memory
Consumer products
Consumer electronics
Costs

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{a4ebfaac3b4c4a518917a5492a0feb4b,
title = "FastRead: Improving Read Performance for Multilevel-Cell Flash Memory",
abstract = "The NAND flash memory has been widely used in computer and consumer electronic devices. A multilevel-cell (MLC) NAND flash memory allows two or more bits to be stored per cell, improving the cell density and, hence, reducing the cost. The lower price of the MLC NAND has made it appearing in both consumer product and datacenter markets. In MLC NAND, the page read latency varies according to the page type. For read-dominated workloads, placing read-intensive data into pages with longer read latencies may result in degraded read performance. In this brief, an online method called FastRead is proposed to improve the read performance of MLC NAND-based storage. The FastRead method dynamically identifies read-intensive data and migrates them to pages with shorter read latency to improve the read performance. According to the performance results, FastRead can reduce the read response time by up to 22{\%} (17{\%} on average) for read-dominated workloads on a Triple-level cell NAND. In addition, FastRead does not have noticeable performance impact for write-dominated workloads, and the overhead is insignificant.",
author = "Da-Wei Chang and Lin, {Wei Cheng} and Chen, {Hsin Hung}",
year = "2016",
month = "9",
day = "1",
doi = "10.1109/TVLSI.2016.2542215",
language = "English",
volume = "24",
pages = "2998--3002",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

FastRead : Improving Read Performance for Multilevel-Cell Flash Memory. / Chang, Da-Wei; Lin, Wei Cheng; Chen, Hsin Hung.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 24, No. 9, 7445887, 01.09.2016, p. 2998-3002.

Research output: Contribution to journalArticle

TY - JOUR

T1 - FastRead

T2 - Improving Read Performance for Multilevel-Cell Flash Memory

AU - Chang, Da-Wei

AU - Lin, Wei Cheng

AU - Chen, Hsin Hung

PY - 2016/9/1

Y1 - 2016/9/1

N2 - The NAND flash memory has been widely used in computer and consumer electronic devices. A multilevel-cell (MLC) NAND flash memory allows two or more bits to be stored per cell, improving the cell density and, hence, reducing the cost. The lower price of the MLC NAND has made it appearing in both consumer product and datacenter markets. In MLC NAND, the page read latency varies according to the page type. For read-dominated workloads, placing read-intensive data into pages with longer read latencies may result in degraded read performance. In this brief, an online method called FastRead is proposed to improve the read performance of MLC NAND-based storage. The FastRead method dynamically identifies read-intensive data and migrates them to pages with shorter read latency to improve the read performance. According to the performance results, FastRead can reduce the read response time by up to 22% (17% on average) for read-dominated workloads on a Triple-level cell NAND. In addition, FastRead does not have noticeable performance impact for write-dominated workloads, and the overhead is insignificant.

AB - The NAND flash memory has been widely used in computer and consumer electronic devices. A multilevel-cell (MLC) NAND flash memory allows two or more bits to be stored per cell, improving the cell density and, hence, reducing the cost. The lower price of the MLC NAND has made it appearing in both consumer product and datacenter markets. In MLC NAND, the page read latency varies according to the page type. For read-dominated workloads, placing read-intensive data into pages with longer read latencies may result in degraded read performance. In this brief, an online method called FastRead is proposed to improve the read performance of MLC NAND-based storage. The FastRead method dynamically identifies read-intensive data and migrates them to pages with shorter read latency to improve the read performance. According to the performance results, FastRead can reduce the read response time by up to 22% (17% on average) for read-dominated workloads on a Triple-level cell NAND. In addition, FastRead does not have noticeable performance impact for write-dominated workloads, and the overhead is insignificant.

UR - http://www.scopus.com/inward/record.url?scp=84962519747&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962519747&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2016.2542215

DO - 10.1109/TVLSI.2016.2542215

M3 - Article

VL - 24

SP - 2998

EP - 3002

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 9

M1 - 7445887

ER -