Fault-tolerant FFT butterfly network design

Cheng Wen Wu, Jiann Yuan Choue

Research output: Contribution to journalArticlepeer-review

Abstract

We consider fault-tolerant design techniques for butterfly networks which implement the fast Fourier transform algorithm. We developed fault tolerant FFT processors based on the novel fault tolerant linear cellular array multiplier. The fault tolerance of the multiplier is achieved by using the three modular redundancy (TMR) technique and a novel partitioning method. Reliabilities are analyzed. We show that the method can provide a highly reliable FFT butterfly network, which can tolerate multiple faulty cells (as many as 1/3 of the cells). Our approach can be applied to general digital signal processing applications using multipliers as the basic computation elements.

Original languageEnglish
Pages (from-to)137-150
Number of pages14
JournalJournal of Information Science and Engineering
Volume9
Issue number1
Publication statusPublished - 1993 Mar 1

All Science Journal Classification (ASJC) codes

  • Information Systems

Fingerprint Dive into the research topics of 'Fault-tolerant FFT butterfly network design'. Together they form a unique fingerprint.

Cite this