Gap-processing time analysis of an indicator-based stall avoidance mechanism for high speed downlink packet access

Li Chun Wang, Chih-Wen Chang, Chung Ju Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

For supporting high speed downlink packet access (HSDPA) in the wideband code division multiple access (WCDMA) system, an indicator-based stall avoidance mechanism was recently proposed to remove the nonrecoverable gap in the received out-of-sequence packets. The stall of delivering medium access control (MAC) layer data to the upper layer is a serious problem when a negative acknowledgement (NACK) control signal becomes an acknowledgement (ACK) signal in the multiprocess stop-and-wait (SAW) hybrid automatic repeat request (HARQ) mechanism. This paper presents an analytical model to calculate the gap-processing time of the indicator-based stall avoidance mechanism. Instead of time-consuming simulations, the gap-processing time of the indicator-based stall avoidance in the multi-process SAW HARQ mechanism in the HSDPA system can be calculated easily by the proposed method for different packet error rates, various numbers of allowable users, and different numbers of parallel processes in the SAW HARQ mechanism. Numerical results are performed in a Rayleigh fading channel to demonstrate the effectiveness of the proposed method in understanding the performance tradeoffs of the multi-process HARQ mechanism in HSDPA.

Original languageEnglish
Title of host publicationVTC 2005-Fall
Subtitle of host publicationMid Way Through the Decade - Technology Past, Present and Future
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1159-1163
Number of pages5
ISBN (Electronic)0780391527
DOIs
Publication statusPublished - 2005 Jan 1
Event62nd Vehicular Technology Conference, VTC 2005 - Dallas, United States
Duration: 2005 Sep 252005 Sep 28

Publication series

NameIEEE Vehicular Technology Conference
Volume2
ISSN (Print)1550-2252

Other

Other62nd Vehicular Technology Conference, VTC 2005
CountryUnited States
CityDallas
Period05-09-2505-09-28

Fingerprint

High Speed
Processing
Medium access control
Rayleigh fading
Fading channels
Code division multiple access
Analytical models
Rayleigh Fading Channel
Medium Access Control
Signal Control
Code Division multiple Access
Analytical Model
Error Rate
Trade-offs
Calculate
Numerical Results
Demonstrate
Simulation

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Wang, L. C., Chang, C-W., & Chang, C. J. (2005). Gap-processing time analysis of an indicator-based stall avoidance mechanism for high speed downlink packet access. In VTC 2005-Fall: Mid Way Through the Decade - Technology Past, Present and Future (pp. 1159-1163). [1558109] (IEEE Vehicular Technology Conference; Vol. 2). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VETECF.2005.1558109
Wang, Li Chun ; Chang, Chih-Wen ; Chang, Chung Ju. / Gap-processing time analysis of an indicator-based stall avoidance mechanism for high speed downlink packet access. VTC 2005-Fall: Mid Way Through the Decade - Technology Past, Present and Future. Institute of Electrical and Electronics Engineers Inc., 2005. pp. 1159-1163 (IEEE Vehicular Technology Conference).
@inproceedings{ba0b8e5c991b4a4a9f3d3c8853f35775,
title = "Gap-processing time analysis of an indicator-based stall avoidance mechanism for high speed downlink packet access",
abstract = "For supporting high speed downlink packet access (HSDPA) in the wideband code division multiple access (WCDMA) system, an indicator-based stall avoidance mechanism was recently proposed to remove the nonrecoverable gap in the received out-of-sequence packets. The stall of delivering medium access control (MAC) layer data to the upper layer is a serious problem when a negative acknowledgement (NACK) control signal becomes an acknowledgement (ACK) signal in the multiprocess stop-and-wait (SAW) hybrid automatic repeat request (HARQ) mechanism. This paper presents an analytical model to calculate the gap-processing time of the indicator-based stall avoidance mechanism. Instead of time-consuming simulations, the gap-processing time of the indicator-based stall avoidance in the multi-process SAW HARQ mechanism in the HSDPA system can be calculated easily by the proposed method for different packet error rates, various numbers of allowable users, and different numbers of parallel processes in the SAW HARQ mechanism. Numerical results are performed in a Rayleigh fading channel to demonstrate the effectiveness of the proposed method in understanding the performance tradeoffs of the multi-process HARQ mechanism in HSDPA.",
author = "Wang, {Li Chun} and Chih-Wen Chang and Chang, {Chung Ju}",
year = "2005",
month = "1",
day = "1",
doi = "10.1109/VETECF.2005.1558109",
language = "English",
series = "IEEE Vehicular Technology Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "1159--1163",
booktitle = "VTC 2005-Fall",
address = "United States",

}

Wang, LC, Chang, C-W & Chang, CJ 2005, Gap-processing time analysis of an indicator-based stall avoidance mechanism for high speed downlink packet access. in VTC 2005-Fall: Mid Way Through the Decade - Technology Past, Present and Future., 1558109, IEEE Vehicular Technology Conference, vol. 2, Institute of Electrical and Electronics Engineers Inc., pp. 1159-1163, 62nd Vehicular Technology Conference, VTC 2005, Dallas, United States, 05-09-25. https://doi.org/10.1109/VETECF.2005.1558109

Gap-processing time analysis of an indicator-based stall avoidance mechanism for high speed downlink packet access. / Wang, Li Chun; Chang, Chih-Wen; Chang, Chung Ju.

VTC 2005-Fall: Mid Way Through the Decade - Technology Past, Present and Future. Institute of Electrical and Electronics Engineers Inc., 2005. p. 1159-1163 1558109 (IEEE Vehicular Technology Conference; Vol. 2).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Gap-processing time analysis of an indicator-based stall avoidance mechanism for high speed downlink packet access

AU - Wang, Li Chun

AU - Chang, Chih-Wen

AU - Chang, Chung Ju

PY - 2005/1/1

Y1 - 2005/1/1

N2 - For supporting high speed downlink packet access (HSDPA) in the wideband code division multiple access (WCDMA) system, an indicator-based stall avoidance mechanism was recently proposed to remove the nonrecoverable gap in the received out-of-sequence packets. The stall of delivering medium access control (MAC) layer data to the upper layer is a serious problem when a negative acknowledgement (NACK) control signal becomes an acknowledgement (ACK) signal in the multiprocess stop-and-wait (SAW) hybrid automatic repeat request (HARQ) mechanism. This paper presents an analytical model to calculate the gap-processing time of the indicator-based stall avoidance mechanism. Instead of time-consuming simulations, the gap-processing time of the indicator-based stall avoidance in the multi-process SAW HARQ mechanism in the HSDPA system can be calculated easily by the proposed method for different packet error rates, various numbers of allowable users, and different numbers of parallel processes in the SAW HARQ mechanism. Numerical results are performed in a Rayleigh fading channel to demonstrate the effectiveness of the proposed method in understanding the performance tradeoffs of the multi-process HARQ mechanism in HSDPA.

AB - For supporting high speed downlink packet access (HSDPA) in the wideband code division multiple access (WCDMA) system, an indicator-based stall avoidance mechanism was recently proposed to remove the nonrecoverable gap in the received out-of-sequence packets. The stall of delivering medium access control (MAC) layer data to the upper layer is a serious problem when a negative acknowledgement (NACK) control signal becomes an acknowledgement (ACK) signal in the multiprocess stop-and-wait (SAW) hybrid automatic repeat request (HARQ) mechanism. This paper presents an analytical model to calculate the gap-processing time of the indicator-based stall avoidance mechanism. Instead of time-consuming simulations, the gap-processing time of the indicator-based stall avoidance in the multi-process SAW HARQ mechanism in the HSDPA system can be calculated easily by the proposed method for different packet error rates, various numbers of allowable users, and different numbers of parallel processes in the SAW HARQ mechanism. Numerical results are performed in a Rayleigh fading channel to demonstrate the effectiveness of the proposed method in understanding the performance tradeoffs of the multi-process HARQ mechanism in HSDPA.

UR - http://www.scopus.com/inward/record.url?scp=84931339929&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84931339929&partnerID=8YFLogxK

U2 - 10.1109/VETECF.2005.1558109

DO - 10.1109/VETECF.2005.1558109

M3 - Conference contribution

AN - SCOPUS:84931339929

T3 - IEEE Vehicular Technology Conference

SP - 1159

EP - 1163

BT - VTC 2005-Fall

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Wang LC, Chang C-W, Chang CJ. Gap-processing time analysis of an indicator-based stall avoidance mechanism for high speed downlink packet access. In VTC 2005-Fall: Mid Way Through the Decade - Technology Past, Present and Future. Institute of Electrical and Electronics Engineers Inc. 2005. p. 1159-1163. 1558109. (IEEE Vehicular Technology Conference). https://doi.org/10.1109/VETECF.2005.1558109